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ABSTRACT 
The research investigates a novel approach, based on reusable VHDL digital architectures, to 
induction motor vector control modelling, simulation and FPGA rapid prototyping. Several induction 
motor control methods are reviewed. The dq-axis vector control strategy is established as the most 
appropriate technique for achieving decoupled control of the flux and torque producing components 
of the induction motor stator current. The space phasor theory is presented and the principles of rotor 
flux oriented vector control are outlined. 
Most a.c. drives in use today adopt a microprocessorlDSP based digital control strategy, but 
implementation of the current loop and PWM control are still tied to analogue control circuitry. 
Although these control schemes have the advantage of fast dynamic response, they suffer the 
disadvantages of circuit complexity, limited functions and difficulties when circuit modification is 
required. Recent developments in the field of microelectronics have enabled complex switching 
strategies for transistorized inverters to be implemented by means of ASIC technology. 
Consequently, motor control and power conversion systems employing ASIC/FPGA technology are 
receiving increased attention. 
A comprehensive study of the modelling, simulation and design of a vector controlled induction 
motor using VHDL hardware description language and targeting FPGA implementation is presented. 
Initially, the complete drive, including the induction motor, power electronics and the controller is 
behaviourally modelled using VHDL and then simulated and evaluated. Speed and torque responses 
of the motor to various input conditions, like step or variable inertia loads are considered. 
The Clark_transform, Park_transform, Current_model, PI_controller, Control_unit, Inverse 
Park_transfonn and PWM Wavefonn Generator blocks are decribed and their hierarchical design to 
implement an induction motor vector control strategy is examined. The VHDL design, synthesis, 
timing simulation and Xilinx FPGA implementation of the induction motor digital controller is 
described. The universal applicability (reusability) of the control blocks to a wide range of vector 
control drives, with different topologies, is shown to be a major advantage. It is also shown that the 
employment of FPGAs for commissioning trial provides further benefits such as: rapid prototyping, 
simple hardware / software design and compact implementation. 
The complete digital controller circuit design is synthesized, implemented and comprehensively 
tested. The results confinn correct controller operation in conjunction with the interface circuitry, the 
power system and the induction motor. The new hardware description language based modelling 
technique, based on hierarchical design and VHDL modular development, is validated bv both 
simulation results and experimental tests. 
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Glossary of symbols 
())max 
())mr 
.f 
L 
maximum rated torque (Nm). 
the electromagnetic torque (Nm). 
maximum rated speed. 
flux position. 
angular speed of the motor (rads/s). 
the rotor angle which is the angle between the magnetic axes of the stator winding and the 
rotor winding (rads). 
speed of the rotor flux linkage space phasor (rads/s). 
phase angle of the rotor flux linkage space phasor with respect to the direct axis of the 
stator reference frame (rads). 
angular slip frequency (rads/s). 
phase currents of the motor. 
the instantaneous values of the direct and quadrature axis stator current components 
respectively and expressed in the general reference frame (A). 
module space phasor of the rotor magnetizing current expressed in the magnetizing flux 
oriented reference frame (A). 
stator and rotor time constant (s). 
stator transient time constant (s). 
stator transient inductance (H). 
resistance of a stator and rotor phase winding respectively (Ohm). 
moment of inertia (Kg.m 2 ) . 
dynamic inductance (H). 
magnetizing inductance (H). 
rotor and stator inductance respectively (H). 
Vln 
P number of poles. 
1 s space phasor of the stator current expressed in the stator reference frame (A). 
Iff npr space phasor of the rotor flux linkages expressed in the rotor flux oriented reference 
frame (Wb). 
Iff rx' Iff ry instantaneous values of direct and quadrature axIS rotor flux linkage components 
e 
I Ai I 
Subscript 
respectively and expressed in the general reference frame (Wb). 
instantaneous values of direct and quadrature axis decoupling voltage components 
expressed in the general or special reference frame (V). 
instantaneous values of direct and quadrature axis stator voltage components respectively 
and expressed in the general or special reference frame (V). 
d-q axis stator current in the stationary reference frame (A). 
d-q axis rotor current in the stationary reference frame (A). 
back e.m.f voltage (V). 
magnitude of the current error vector (A). 
* reference. 
r rotor. 
s stator. 
F's represent voltages, currents and fluxes. 
PI Proportional and Integral controller. 
h hysteresis band. 
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Chapter 
1 
Introduction 
Before the advent of power semiconductor devices, a.c. machines were commonly 
considered for fixed speed applications, the speed being dictated by the frequency of 
the supply voltage while d.c. motors were considered the workhorses in industry for 
variable speed applications. Although the control principles and the converter equipment 
required for d.c. drives is simple, the d.c. machine has disadvantages, for example it is 
expensive when compared to the simple and rugged cage type induction motor, the need for 
commutators and brushes make it unreliable and unsuitable for operating in dusty and 
explosive environments and it requires frequent maintenance [1],[2]. While the a.c. 
machine is less expensive, more efficient and reliable, especially the cage type induction 
motor, the cost of the converter and the control is considerably higher, making the a.c. drive 
more expensive than the d.c. drive. In addition, the control of a.c. drives is very complex 
and needs intricate signal processing to obtain the comparable performance of d.c. drives. 
Present technology aims to provide substantial cost reduction and performance 
improvement of a.c. drive systems. 
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With the availability of fast switching and more easily controlled power electronic 
components such as the Gate Tum Off thyristor (GTO), the Bipolar Junction Transistor 
(BJT) and the IGBT, research engineers realised that new control schemes could be 
implemented for a.c. machines. Several control algorithms were developed in the late 
1960' s by which a.c. induction motors could almost achieve torque control. Howe\'t:'L these 
methods met with only limited success due to the fact that too many complicated 
calculations involving many unknown model parameters and numerous approximations 
need to be performed. However in the 1970's a new algorithm for a.c. induction motor 
control, known as Field Oriented Control was introduced by F. Blaschke [3]. In this 
approach a two vector method is applied to the induction motor by separating the stator 
current into a flux-producing component and an orthogonal torque-producing component. 
Thereby, field orientation provides the same de-coupled control of torque and flux as with 
the d.c. machine. 
Subsequently advanced techniques, incorporating vector control, have been implemented in 
induction machine drive systems. The objective is to improve performance by developing 
fast acting controllers, which react to load disturbances and input reference variations as 
fast as d.c. machine systems. Such dynamical systems require to be studied on a transient 
basis and consequently modelling of induction machines using generalized machine theory 
is employed when predicting performance. 
Recent developments in the area of microprocessors has enabled digital implementation of 
complex Pulse Width Modulation ( PWM ) schemes to be achieved. Two basic schemes are 
used to operate the inverter motor assembly: open-loop and closed-loop control schemes. 
Open-loop control is the simplest form of control which essentially supplies the voltage and 
frequency expected to produce the correct speed and torque. Closed-loop control is more 
sophisticated control strategy, providing a range of characteristics, typically accurate speed 
control and controlled slip, to enable reduced energy consumption at low torque. 
Vector control is a modem closed-loop control scheme. The term vector control is dcri vcd 
from the fac't that in an a.c. machine both the phase angle and the modulus of the current 
can be controlled. Vector control is a technique that promises high performance a.c. dri yes 
with control characteristics equal to the best d.c. drives. To achieve satisfactory systems it 
is ncccssary to control both the flux-producing and torque-producing components of the 
l'llITent. In a d.c. motor this is possible because the field and armature currents are distinct 
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and therefore can be individually controlled. However, in an induction motor since both 
components of current are supplied through the three phase statoL these cannot be easily 
identified and controlled. 
The application of vector control techniques in a.c. drives demands accurate position and 
speed feedback information for the current control and servo-control loops. In many 
applications, the rotor position signal is obtained from a mechanical sensor, such as an 
optical encoder or a resolver, that may reduce the system's reliability and add significantly 
to the drive costs. Consequently, a strong interest arises in the alternative sensorless control, 
using only stator voltage and current measurement based on state observers. State observers 
are usually implemented to reconstruct the inaccessible states of the controlled process. 
PWM inverters are the most used power converters for 1M supply. Various current control 
techniques for Pulse Width Modulated (PWM) inverters have been investigated and 
reported in the literature (e.g. [4], [5], [20]). These are dealt with in detail in chapter 2. 
It is well known that the control of induction machines is fraught with complexities and 
technological challenges. Simple controllers exhibit non linear characteristics and, in 
general, operate satisfactory only over a limited speed range. Variable frequency control 
involves the use of an inverter connected to the machine and, until recently, the design of 
the inverter and machine system were separate activities. However, recently the trend has 
been towards the integration of the design process thereby facilitating the study of the 
effects of the inverter output waveform on the dynamic load and vice versa. To do this 
effectively, appropriate models of both systems are a pre-requisite . 
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1.1 Overview of the Thesis 
The aim of the proposed research is to investigate different types of control techniques in 
order to facilitate the design of an universal controller for power converters. Initially the 
power system is modeled using VHDL and then the controller is simulated and e\'aluated. 
The design, synthesis and timing simulation of the system is achieved using VHDL 
comprehensively described by Perry [6] and Navabi [60], and XILINX software [7]. Fast 
XILINX FPGAs are used for implementation. Comprehensive tests were carried out. The 
main objectives to be achieved within the stated aim of this research work are: 
• To investigate a range of vector control strategies for d.c. link fed induction motors. 
• To develop an innovative model (behavioural-functional modelling) of a complete 
vector control scheme for the speed control of an induction motor using VHDL 
• To simulate the novel functional models of different modules in the control algorithm 
and to achieve overall simulation of the VHDL model of the complete drive system. This 
will lead to the achievement of a new methodology of 1M vector control prototyping. 
• The VHDL modular and hierarchical design for synthesis and implementation of the 
vector control system, leading to the development of a complete set of reusable VHDL 
modules for 1M vector control. 
• Synthesis, Timing Analysis (Simulation) and evaluation of the each reusable VHDL 
module and of the complete controller design. 
• To implement and download the controller into a fast XILINX FPGA using VHDL and 
XILINX Foundation Software. 
• Comprehensive experimental testing and evaluation of the novel controller. 
• Complete Vector controlled Induction motor drive set-up, experimental testing and 
evaluation. 
The approach adopted for the system representation combines the vector control strategy 
with a new modelling and design technique. The new approach uses Very High Speed 
Integrated Circuit Hardware Description Language (VHDL), one of the most popular 
standard HDLs. It is supported by all major Computer Aided Engineering (CAE) platforms 
and synthesis tools can compile VHDL designs into a large variety of target technologies. 
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The complete system is modelled and simulated in VHDL and then the digital controller is 
designed using VHDL. The controller was then synthesised and downloaded into a 
XILINX FPGA (XCS40PQ208) for rapid prototyping. The VHDL approach presented 
provides important advantages such as: wide compatibility of the design with respect to 
different CAE software tools (VHDL files are ASCII files), a large range of implementation 
technologies and the reuse of the VHDL code. 
The thesis is divided into eight chapters, including this introductory chapter. Chapter :2 
briefly examines the development of power electronics and electric motors from the time of 
their invention to the present. Chapter 3 briefly traces the work recently published on 
induction motor control. Particular attention is devoted to the work concerned with vector 
control strategies applied to induction motor. Various induction motor speed control 
methods are considered. Chapter 4 introduces the modem control systems design using 
EDAICAD techniques. 
Chapter 5 describes a new approach to the modelling, simulation and the controller design 
of a complete induction motor electric drive system. The novel technique uses a hardware 
description language (VHDL) as a unique EDA environment for the system modelling, 
evaluation and controller design. Simulation results are presented, proving the validity of 
the model for the vector controlled induction motor system. The induction motor model is 
presented together with the VHDL code used for modelling. To prove the validity of the 
model, various simulations are carried out, the corresponding results are plotted and a few 
commentaries are given. Chapter 6 describes a new approach to the design of a complete 
digital induction motor electric drive system using synthesisable VHDL codes and also 
presents the architecture and the operation of the motor controller. The practical test results 
are presented and discussed in chapter 7. In the final chapter of the thesis, chapter 8, there is 
a general discussion on the research project and conclusions are drawn. Possible further 
developments of the research work are outlined. 
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Power Electronics - A Review 
T his chapter briefly outlines the development of power electronic devices and electric 
motors from the time of their invention to the present. Since the invention of 
electrical machines in the 19th century, there has been a need to convert electrical power for 
various applications such as electrical machine drives, voltage regulation and industrial 
processes, for example welding and heating. Initially, rotating machines were 
predominantly used to control and convert electrical power. It was the introduction of the 
glass bulb mercury arc rectifier (1900), which led to the beginning of the power electronics 
era. Power Electronics is the branch of engineering concerned with the application of 
electronics in the control and conversion of electrical power. 
The expression, "power electronics", refers to both power electronics and control. Broadly, 
"power" deals with the static and rotating power equipment for the generation, 
transmission, and distribution of electric power, "electronics" deals with the solid state 
devices and circuits for signal processing to meet the desired control objecti \'L~s [8] and 
"control" deals with the steady state and dynamical characteristics of closed loop systems. 
With the development of power semiconductor technology. the power handling capacity 
and the switching speed of the power devices has improved tremendously. 
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Several types of power semiconductor devices have been developed and are commercially 
available, such as: power thyristors, GTOs, FCTs, BJTs, FETs, IGBTs and power diodes. 
For the control of electric power conditioning, the conversion of electric power from one 
form to another is necessary, and the switching characteristics of the power devices allow 
these conversions. The static power converter performs the power conversion function. A. 
converter may be considered as a switching matrix and can be classified into six types: 
+ => Diode rectifiers. 
+=> a.c - d.c converters (controlled rectifiers). 
+=> a.c - a.c converter (a.c voltage controller). 
+=> d.c-d.c converters (d.c choppers). 
+=> d.c - a.c converter (inverter). 
+ => Static switches. 
The development of microprocessor technology has had a great impact on the synthesis of 
control strategies for power semiconductor devices. Similarly, over the past four decades, 
automatic control has been greatly enhanced by the corresponding developments in 
electronics, particularly in digital computer technology. 
The low cost and advances in digital signal processing power have now taken a.c. drives to 
the point where all the signal processing required for high dynamic performance can be 
executed by a single microprocessor implemented on a postcard sized printed circuit board. 
The main advantage of microprocessor digital control is that the same standard hardware 
can be used for many different applications because the functioning of the processor is 
determined by flexible, individually designed software. With the modem advancement of 
power electronics, induction motor drives are even more widely used in many industrial 
applications. A literature review on each topics has been carried out to provide relevant 
background and is presented in the next section. 
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2.1 The Development of Power Electronics 
Early power electronic devices such as thyratrons and ignitrons were crude and unreliable. 
In 1948, the invention of the p-n junction transistor by Bardeen, Brattian and Shockley 
(Bell Laboratories) was a revolutionary advancement in the field of electronics. This laid 
the foundation for the development of the p-n-p-n transistor switch by 1. L. l'vIoIL d. al. 
(1956), a device which later became known as the thyristor. or silicon controlled rectifier 
(SCR). By 1957, the first commercial thyristor was made available by General Electric 
Company. This three terminal device had a continuous current rating of 25A and a blocking 
voltage of up to 300V. This marked the beginning of the modern power electronics era. 
Another class of power electronic devices subsequently developed was the controllable 
power switch. Although controllable switches like the transistor have been around since 
1948, designing them to posses high power handling capabilities was not achieved until 
much later. Examples of devices in this category are Gate Turn-off Thyristors (GTOs), 
power transistors, power MOSFETs, Integrated Gate-Commutated Thyristors (lGCTs) and 
Insulated Gate Bipolar Transistor (lGBTs). The GTO is a thyristor-like latching device that 
can be turned off by a negative gate current. 
Power transistors and power MOSFETs were developed from small signal designs to later 
versions capable of handling voltage of the order of hundreds of volts. In the early 1980s, 
the IGBT was developed [9], This combines the low on-state conduction losses of the 
Bipolar Junction Transistor (BJT) and the high switching frequency of the MOSFET. The 
IGBT has since gained widespread popularity in power electronic applications. 
Developments in semiconductor technology have resulted in power electronic devices 
becoming smaller, reliable, more efficient, less expensive and having higher power ratings. 
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2.2 Electric Motors 
Electric motors are major users of electricity in industrial plants and commercial premises. 
Motive power accounts for almost half of the total electrical energy used in the UK and 
nearly two thirds of industrial electricity use. Among all the existing motors on the market 
there are three classical motors as illustrated in Figure 2.1. 
Hysteresis 
Step 
ReI u.c i:anc: e 
Figure 2.1 - Electric motors classifications 
The polyphase induction motor, invented by Nikola Tesla in 1886, is the most widely used 
and the least expensive industrial motor. The stator winding is connected to the a.c . source, 
and the rotor winding is either short-circuited, as in squirrel-cage machines, or closed 
through external resistance, as in wound-rotor machines . Squirrel cage machines are also 
known as brushless machines and wound rotor machines are termed slip-ring machines . 
2.2.1 Market Information 
In the mid 1980s the U.S. market for a.c. drives was over $250 mjllion and grew to $500 
mjllion by 1992. Nowadays it is estimated to be over $700 million. More than ten million 
motors, with a total capacity of 70 GW, are installed in UK indu try alone. 
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With regard to the induction motor market, an estimated 50 million or more of them are 
now in use in American industry, totalling some 150 million horsepower. Each normal 
year's production adds about a million motors to that number. In addition, another 20 
million single-phase fractional-horsepower induction motors are used in domestic 
appliances such as electric fans, refrigerators, washing machines, and farm appliances [10]. 
Advancing a. c. drive performance, cost optimization, application flexibility and the 
environmental needs for energy efficiency are the prime driving forces for a.c. drive market 
growth. Although a.c. drives are penetrating some d.c. drive applications, most of the a.c. 
growth stems from new applications which previously had no adjustable drive control. The 
d.c. drive market will continue to sustain itself due to retrofit opportunities on existing d.c. 
drives. New a.c. vector drives which presently encompass about 10% of the market will 
satisfy the largest portion of the a.c. market growth in the coming years. Voltslhertz a.c. 
drives, still retain a strong presence in the marketplace especially for stand alone 
applications and also for systems requiring multiple motors on single drive. Voltslhertz a.c. 
drives are widely accepted as being less sophisticated than vector drives, easier to set-up 
and are cost effective [10]. The range and typical application area for the most common 
type of electric drive, the induction motor are reviewed in chapter 3. 
2.3 Basic Principle of Microprocessor/Microcomputer Control 
The range and typical application of microprocessor and microcomputer control are briefly 
reviewed. Digital controllers have been used to give results as good as, or better than, 
analogue controllers in numerous cases, with the added feature that the control strategies 
can be varied by simply reprogramming the computer instead of having to change the 
hardware. In addition, analogue controllers are susceptible to ageing and drifting, which in 
turn cause degradation in performance. These advantages have attracted many users to 
adopt digital technology in preference to conventional methods and caused computer 
control to be applied to many areas. Some of the current interest areas are: auto-pilots for 
aero-planes satellite altitude control, industrial and process control, robotics, navigational 
systems and radar, building energy management and control. 
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With advances in VLSI (Very Large Scale Integration) and denser packing capabilities. 
faster integrated circuits can be manufactured which result in quicker and more powerful 
computers. Therefore, application to control areas which a few years ago were considered 
to be impractical or impossible because of computer limitations, are now entering the 
realms of possibility. 
Traditional control systems are normally implemented using analogue and digital hardware. 
In its relatively short existence, digital computer technology has touched. and had a 
profound effect upon, many areas of life. Its enormous success is due largely to the 
flexibility and reliability that computer systems offer to potential users. This, coupled with 
the ability to handle and manipulate vast amounts of data quickly, efficiently and 
repeatedly, has made computers extremely useful in many varied applications. In control 
systems the digital computer acts as the controller and provides the enabling technology 
that allows the design and implementation of the overall system, so that satisfactory 
performance is obtained. 
Digital control systems differ from continuous ones in that the computer can only act at 
instants of time rather than continuously. This is because a computer can only execute one 
operation at a time, and so the overall algorithm proceeds in a sequential manner. Hence, 
taking measurements from the system and processing them to compute an activating signal, 
which is then applied to the system, is a standard procedure in a typical control application. 
A recent advance in computer systems is in the area of parallel processmg, where the 
computational task is shared out between several processors that can communicate with 
each other in an efficient manner. Individual processors can solve sub-problems, with the 
results being brought together in some ordered way, to arrive at the solution to the overall 
problem. Since many processors can be incorporated to execute the computations, it is 
possible to solve large and complex problems quickly and efficiently. 
One of the problems in a computer control system is the interfacing between computers and 
continuous systems so that the analogue plant signals can firstly be read into the computer, 
and then digital control signals can be applied to the system. Analogue signals must be 
converted into digital form for analysis in the computer, and the digital signals from the 
computer have to be converted back to analogue form for application to the plant under 
control. 
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The superiority of microcomputer control over conventional hardware based control can be 
recognized for complex drive control systems. The simplification of hardware improves 
system reliability and reduces cost. Particularly important in many applications is that 
digital control provides noise immunity, which is particularly important here because of 
large power switching transients in the converters. The complex computation and decision 
taking capabilities of microcomputers enables the application of the modern optimal and 
adaptive control theories to optimize the drive system performance. In addition, powerful 
diagnostic routines can be written in the software. Microcomputer technology is advancing 
at such a fast rate that the use of efficient high-level language with large hardware 
integration and VLSI implementation of the controller is easily possible. 
Unlike dedicated hardware control, a microcomputer executes control in serial fashion, i.e. 
multitasking operations are performed in time multiplexed method. As a result, the slow 
computation capability may pose serious problem in executing the fast control loops. 
However, the problem can be solved by multi-microprocessor control, where judicious 
partitioning of tasks can significantly enhance the execution speed. These are some basic 
aspects of microcomputer/microprocessor control. 
2.4 ASICs and FPGAs 
Presently, many digital control systems are microprocessor based, primarily because of the 
availability of control Integrated Circuits (ICs), cheaper memories and tremendous 
advancements in data handling capabilities. However Application Specific Integrated 
Circuits (ASICs), which successfully replace microprocessors by using modern Computer 
Aided Design (CAD) / Electronic Design Automation (EDA) techniques have 
revolutionized control schemes in many applications. FPGAs are a special flexible class of 
ASICs, allowing programming by the end user. Xilinx [11], one of the major manufacturers 
of FPGAs, defines them as " high density Application Specific Integrated Circuits (ASICs), 
combining the logic integration of custom Very Large Scale Integration (VLSI) with the 
time to market and cost advantages of standard products". 
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Another major FPGA producer, Lucent Microelectronics [12], stresses the versatility of the 
FPGA and the time to market benefits. Initially FPGAs were mostly looked at as being of 
importance for the rapid prototyping of circuits, which would later be hardwired and thus 
being a design tool to aid profitability, rather than being of use directly in applications. As 
chips with higher gate counts and as faster routing as well as placing tools becoming 
available this view has changed. 
The advantages of being able to place a large number of functions onto a single chip and 
being able to reconfigure this chip right on the desktop, and thus remove the non recurring 
engineering costs from prototyping and testing of new designs, is presented by Small [13]. 
Utilizing high level programming languages allows a complete picture of structure and 
functionality of the whole circuit to be built up via a text file that is then fed through the 
appropriate software to produce a layout of gates, known as a netlist, and downloaded into 
the FPGA. 
The importance of integrated system design, where softwarelhardware elements are not 
viewed as totally separate but all tasks are considered as being potentially carried out by 
either, is constantly being stressed in modern design theory. Significant problems with 
testing systems before design - particularly the hardware elements due to the paucity of 
totally reliable "hardware simulators" available for many processors, is commented on by 
Hoffman in [14]. 
This is where the main advantages of a system based around FPGAs for rapid prototyping 
of AISCs is seen. These allow hardware and software to be rebuilt and both can be tweaked 
and debugged in the same way. Recently, the arrival of full program debugging tools such 
as break points and single stepping for FPGAs, alongside specialised tools such as 
waveform viewers, have allowed the full implementation of softwarefhardware 
developments. Hardware Description Languages circuit entry tools have significant 
advantages in allowing the designer to break the design task down into palatable chunks -
much as software designers do. This is often referred to as "divide and conquer". Today 
FPGAs are likely to have as big an impact on the computing world as programmable 
microprocessors did when they were first introduced [14]. 
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As has been already noted, custom chips have of course been around a long time, but prior 
to the advent of FPGAs they represented a huge financial investment. 
A direct comparison between the implementation of the same design into hardware on an 
FPGA, and into software, using a Pentium processor, is described by Page in [15]. A 
program for determining the greatest common divisor was written and had its performance 
measured in a variety of situations. The code is written in such a way so that it can be 
compiled either for downloading onto hardware or by an ordinary C-compiler for 
implementation on the Pentium. 
The program was compiled for four different environments, three were FPGA based and 
one was a Pentium 300. The results showed that the Pentium 300 ran approximately three 
times faster than the quickest FPGA but as the FPGA clock speed was only 14 MHz 
compared to 300MHz of the Pentium the power consumption and heat generation of the 
FPGA is considerably lower. This example illustrates the great save in power consumption 
enabled by the use of FPGA for digital circuits implementation. 
The IP method allows compames to sell standard solutions written In HDL for 
implementation on the designer's own FPGAs and thus remove an element of "re-inventing 
the wheel", while spreading development time, and thus costs, around different companies. 
This mimics the process in early microprocessor development, where standard functions 
were implemented through the purchase of TTL integrated circuits. 
The FPGA is increasingly being seen as a system on a chip solution, especially for large 
and growing number of applications, such as control system design, video frame buffer 
processing, internet data encryption and laser printer engines. In addition, many of these 
new applications themselves make use of existing IP cores, for example encryption or Fast 
Fourier Transform algorithms. Utilising these algorithms, time to market for new FPGA 
implementations can be vastly reduced over the need both to design and produce a new 
chip or even to fully code a new solution from scratch. 
:\ollllis 1\ 14 
Chapter 
3 
Induction Motor Control Strategies 
T he following section discuss the control system of induction motors, including 
topics such as Vector Control, Hysteresis control, Direct Torque Control, Model 
Reference Adaptive Control and Sliding Mode Control theory, to relate these developments 
to the present research work. 
High performance control and estimation techniques for induction motor drives constitutes 
a very fascinating and challenging subject. Recently they received wide attention in the 
literature. With the invention of vector or field oriented control and the demonstration that 
a.c. motors can be controlled like separately excited d.c. motors, a high control performance 
is now finding increasing acceptance in industrial drives for applications, such as steel 
mills, paper mills, servos, machine tools, robotics, elevators, and electric vehicle. The 
availability of efficient power switches and fast processors has facilitated the growth in 
development and use of induction motor drives. In a typical induction motor drive Figure 
3.1, the power converter serves to convert the supply energy into a form suited for the 
operation of the motor. The output characteristic of the power converter can be controlled 
to appear like an adjustable magnitude and frequency current or voltage source to the 
motor. 
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Figure 3.1 - Block diagram of an induction motor drive 
Induction motor control strategies can be classified as scalar control and vector control 
strategies. The scalar control operates utilising simplified equations derived from the 
general space vector model. This approach involves only the space vector amplitudes and 
their corresponding frequencies and the simplified equations are valid only in steady state 
region. Consequently, scalar control is simple but generates poor response during transient 
operation [26]. In contrast, vector control operates directly with the space-vector model of 
the motor, therefore, it offers good results in both steady-state and transient operation . For 
any speed control algorithm, the most important information is the actual motor speed. 
There are two possible approaches to get the speed information: using a speed sensor or 
calculating the speed based on the electrical motor quantities . These two methods are 
applicable to scalar control as well as to vector control , but the use of vector control en ures 
better dynamic response of the drive system. Improved controllers and control strategies 
have led to increased use of a.c . drives in new applications where variable peed, with good 
speed control and fast acting response to load changes is required. 
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3.1 Vector Control 
Vector control strategies can be used to vary the speed of an induction motor over a wide 
range. In the vector (also called field oriented) control scheme, a complex current is 
synthesized from two quadrature components, one of which is responsible for the flux le\'t~l 
in the motor, while the other controls torque production in the motor. Essentially, the 
control problem is reformulated to resemble d.c. motor control. Vector control offers a 
number of benefits including speed control over a wide range, precise speed regulation and 
fast dynamic response. There are two ways of achieving induction machine vector control: 
one is direct vector control, which implies that the rotor flux vector is directly sensed by 
detectors, for example Hall probes or calculated from the stator currents and voltages. This 
approach is attractive in theory, yet when practically applied it attracts high cost plus 
possible estimation errors at low speed. Alternatively an indirect method can be used. In 
this method the rotor flux vector is estimated from stator currents and the rotor speed. The 
major deficiency of this approach is the sensitivity to motor parameter variation cause by 
magnetic saturation and temperature changes. The basic control elements of both direct and 
indirect control are essentially the same, however the unit vector Pe that transforms the 
synchronously rotating stator voltages into stationary frame signals which is derived from 
the flux vector that can be estimated either by voltage model, current model, or by close 
loop observer. It is also possible to estimate the speed signal from the voltage and current 
signals. Kreindler et al [16] and Bose [17] showed that the direct field orientation is more 
advantageous than the indirect type of control as it overcomes the controller sensitivities 
due to motor parameter variations. 
In order to fulfill the objectives of this research and to design an universal controller for a.c. 
motors, different types of control strategies are reviewed, such as: 
• Current Control. 
• Hysteresis Control. 
• Model Reference Adaptive Control. 
• Direct Torque Control. 
• Sliding Mode Control. 
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3.1.1 Current Control 
In current controlled PWM inverters which are widely applied to high performance a.c. 
drives and reactive power compensation systems current control plays the most important 
role. Various current control strategies have been developed in recent years [18 , 19,20,2 1]. 
Easy implementation, fast dynamic response, maximum current limit, and insensiti vity to 
load parameter variation are the desirable characteristics sought. Among the techniques 
considered and most often used is a voltage source inverter VSI-PWM system with current 
controller, as illustrated in Figure 3.2. 
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Figure 3.2 - Basic system diagram of PWM current controller 
Current controllers can be classified as hysteresis, ramp comparIson, or predictive 
controllers. The ramp comparison controllers compare the current errors to a tri angle 
waveform to generate the inverter firing signals . Predictive controllers calculate the inverter 
voltages required to force the currents to follow the current references [22]. 
The Hysteresis controller is reviewed in greater depth because of its implicity and 
widespread use. 
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3.1.2 Hysteresis Control 
Hysteresis controllers utilise some type of hysteresis in the comparison of the line current 
to the current reference [18], [23]. A space vector based hysteresis current regulator has 
been proposed in [20]. This regulator is able to suppress the high harmonic current under 
steady state conditions and provide a rapid current response in transient state but it still u es 
an estimation of the counter EMF based on the derivative of high frequen cy current 
components. 
Another two simple space vector current control strategies are proposed in by Marian. P et 
al [23]. Both are based on three level hysteresis comparators which select appropriate 
inverter voltage regul ators via switching EPROM table. A schematic is shown in Figure 
3.3 . 
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Figure 3.3 - Block diagram of current vector controller 
Thi s guarantees a precise voltage vector selection. The proposed current vector controller 
working in a-~ co-ordinate is shown in Figure 3.3. The system forms an output current 
space vector according to isac and i s~c commands. The accuracy of the current fo rmation i 
determined by the width of the hysteresis zone of three level comparator. The econd 
controller proposed works with current components repre ented in a ro tated (fi eld_ori ent d) 
co-ordinates system (x-y). In thi s controller the field ori ented tator CUlT nt c mmand 1\ \ c 
and isyc as well as the slip frequency command are input quan ti ti of th ' 
AOll1lis A 
Chapter 3 - Induction Motor ControL Strategies 
The instantaneous current errors are delivered to the hysteresis comparators . For the 
current control strategy proposed it is enough to analyse only signs of voltage vector 
component. The strategy for the current control used is based on the following statements : 
If &a > LfH THEN da = 1 and Usa = U (Usa> 0). 
If &a < -LfH THEN da = 0 and Usa = -u ( usa< 0 ). 
The output of the hysteresis (dx and dy) and the rotor flux position create a digital word, 
which by accessing the address of the EPROM obtains the set of switching pulses (SA Ss. 
Sc). 
A novel Space-Vector-Modulation (SVM) based Hysteresis Current Controller (HCC) is 
presented by Kwon, Kim and Youm [24].This technique utilizes all the advantages of the 
HCC and SVM technique. The controller determines a set of space vectors from a region 
detector and applies a space vector selected according to the main HCC. A set of space 
vectors including the zero vector to reduce the number of switching is determined from the 
sign of the output frequency and output signals of the three comparators with a little larger 
hysteresis band than that of the main HCC. The SVM technique confine space vectors to be 
applied according to the region where the output voltage vector is located. To obtain the 
zero output current error, the SVM technique requires a measurement of the counter emf 
vector which is not practical. On the other hand HCC can be utilized to make the output 
current vector track the command vector with almost negligible response time and 
insensitivity to line voltage and load parameter variations. The configuration has the 
advantages of reducing significantly the number of switchings than the conventional HCC 
and at the same time gives the same space vectors as those obtained from SYM technique. 
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Figure 3.4 - HysteresiS current control scheme lIsing independent comparators 
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A typical three phase hysteresis current controller shown in Figure 3.4 [22]. The controller 
works on the principal of detecting the motor currents and comparing them with the 
references using three independent hysteresis comparators having a hysteresis band h. The 
comparators output signals are used to produce the drive signals for the inverter power 
switches. The state of the switches depends on the comparison results . The motor phase is 
connected to the positive terminal of the d.c. source if the current in this phase is lower 
than iref - hl2 and connected to the negative terminal of the dc source if the current is higher 
than ire! + h12. This control scheme is simple and characterized by good dynamic 
performance. 
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Figure 3.5 - Line current waveform 
The performance of the proposed control scheme was simulated and the result is shown in 
Figure 3.5 . The concept of voltage and current space vectors is used to simplify the notation 
in representing a set of three phase voltages and currents. The inverter voltage space vector 
is defined as a combination of the phase voltages Va, Vb and Ve: 
27113 Where a = e' 
The inverter current space vector is defined in a similar manner as 
2 ( . i = - l a 
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The function of the current controllers is to force the motor current vector i to follo w as 
* closely as possible the reference current vector i . This can be accomplished by comparing 
the actual motor currents and the references. The inverter power switches are then activated 
in such a manner that reduces the current error vector L1i = (/' - i ) to a minimum. 
The current control techniques proposed in [20, 23, 24] have the following features and 
advantages : hardware implementation is very simple and practically free of adjustment; 
they need only two hysteresis comparators and an EPROM table; no motor counter emf is 
required. With the information located in the EPROM table and the on line information 
from the hysteresis comparators, the realisation of very simple but intelligent current 
controllers with the characteristics shown in Figure 3.6 and Figure 3.7 can be realised . 
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High performance motion control with induction motors requires separate control of the 
flux and the current producing the torque. As flux measurement in induction motors is 
difficult, the flux is often indirectly controlled by controlling an intermediate variable, 
which is usually the d-axis Park component of the stator current. Due to its dependence on 
the motor model, this flux control method is naturally sensitive to parameter uncertainties 
and requires advanced control strategies which allows an on line parameter identification. 
This can be achieved using a model reference adaptive control system. 
3.1.3 Model Reference Adaptive Control System (MRACS) 
Advanced vector control for induction motor drives is analysed in [25, 26, 27]. The on line 
parameter identification is achieved by an application of the Model Reference Adapti ve 
System (MRAS) theory Figure 3.8. 
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Figure 3.8 - Model reference adaptive system 
MRAS is a type of adaptive system that can be utilized for rotor speed identificati on in the 
rotor flux oriented control system of a voltage source inverter fed induction machine. The 
adjustable system corresponds to the mathematical model (rotor speed e timati on model of 
the vector controlled induction machine whose peed i dri ven by the ro tor p d 
adaptation algorithm which implement rotor speed id ntifi cati on. 
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The reference model specifies the desired rotor speed UJ r and in the adjustable model the 
" 
speed to be estimated UJ r is an unknown parameter. The output of the reference control 
model is compared to the output of the adjustable model and the difference is used by the 
adaptive algorithm to modify the rotor speed of the adjustable system so that the error 
between the output of the reference model and that of the adjustable model approaches 
zero. 
An other type of vector control algorithms that ensures fast transient response and generates 
simple implementations due to the absence of the closed loop current control is the Direct 
Torque Control (DTC) 
3.1.4 Direct Torque and Flux Control (DTFC) 
The DTFC method shown in Figure 3.9 is basically a performance enhanced scalar control 
method and is popularly known as Di rect Torque Control (DTC). 
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Figure 3.9 - Schematic of DTC induction motor control 
DTC was developed by German and Japanese investigators more than lS year ago [28] f r 
use in the torque contro l of high power servo drives. Recentl y, in orne application , it ha 
provided an alternative to the fi eld oriented control trat gy. In DTC the ta tor fl u ' 
magnitude is controlled within a hy tere i band. 
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Basically, DTC has torque and stator flux control in the outer loops, as indicated in Figure 
3.9. The machine voltages and currents are sensed to estimate the torque and flux \'ector 
that gives information about the stator flux location in one of the 60 degree sectors. The 
control loop errors then are used to generate the digital signal through the respective 
hysteresis band comparators. A three dimensional look up table then selects the most 
appropriate voltage vector to satisfy the flux and torque demands. Since the feedback 
signals are estimated from the machine terminal, the low speed performance limitation and 
parameter variation problem are similar to the stator flux oriented direct vector control 
method. The theory behind DTC is based on expressing the motor stator currents ia ib and ic 
by the stationary frame d-q quantities as: 
. . 
lds = la 2-11 
2-12 
Likewise, the stator d-q flux Ads, Aqs and stator d-q voltage Vd.\', Vqs IS obtained from the 
three phase values. The stator flux can be written in terms of the stator voltages and the 
stator iR drop as: 
t 
Ads = f(v - i R )dt ds ds s 2-13 
o 
Aqs = ! (v ds - iqSR1• )dt 2-14 
Thus the change in the stator flux in a switching period Ts can be approximated by: 
A 1 = (v - i R )T ;::; V T LJ./Ls s s s s s s 2-15 
Hence the electromagnetic torque produced by the machine is given by: 
- ~ p( 1 . -A i ) T - 2 2 /Ldsl qs qs ds 2-16 
Where P is the pole number of the machine. 
The main advantages of this technique is the simplicity and the digital form of the control 
structure [28, 29, 30, 31]. 
A type of control system that has received the recent attention of several researchers in the 
area of power electronics and variable speed drives is the Sliding Mode Control (SMC). 
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3.1.5 Sliding Mode Control (SMC) 
SMC control strategies for the induction motor are proposed in [30, 32, 33 , 34, 35 , 36]. It i 
also known as the Variable Structure Control system (VSC) . In sliding mode control the 
reference model is stored in the form of a predefined phase plane trajectory, and the dri ve 
system response is forced to follow or slide along the trajectory by a switching control 
algorithm. 
The structure or topology of the control is intentionally varied between the positive and 
negative feedback control modes so that the average response of the system is stable. 
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Figure 3.10 - Block diagram of a sliding mode control system f or 
the electromagnetic and the reacti ve torque 
W ith the help of a rotor flux observer ' 0 ' illustrated in Figure 3.10, the electromagneti c 
torque and the reactive torque can be computed. Inputs to thi s observer are the mea ured 
values of stator current and voltage . The torque me and In q are compared to th ir 
references in order to form a switching law ~ = Sq + j S ill . The contro ller mu t el ct binar 
signals dl , d2 , d3 , controlling the in erter branch in order to annul law 
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The electromagnetic torque and the reactive torque are separately controlled by using t'Y 0 
non linear controllers with hysteresis . The voltages u sa and u sj3 can take the value u or -ll 
depending on the difference between reference and real torque values of mer and me or 
mqr and mq respectively. Space vectors are used to establi sh the relation between voltages 
Usa ' usj3 and the terminal voltages of the stator ui , u2 and u3. 
The implementation of the variable structure control of an induction motor is presented by 
Arcker et al [32] and is illustrated in Figure 3.11. 
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Figure 3.11 - Variable structure control scheme 
The controller structure is based on : 
=> Control of the stator fl ux 
=> Control of the electromagnetic torque. 
The main task of the controller is to estimate the stator flu x, the electromagnetic torque, the 
stator fl ux position, the choice of the optimal voltage vector and the generati n of th 
control signals of the inverter switches . The e timation of the tator flu and the 
electromagnetic torque is based on the fo llow ing equation : 
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dlflsa = v -R I 
dt sa s sa 2-17 
dlfl. 
_--,5/1,- = V - R I 
dt s/1 s s/1 2-18 
Where v sa/1 IS the stator voltage space vector imposed by the inverter, R~ the stator 
resistance and I sa/1 the stator current vector. By choosing the right voltage space vector at 
each switching instant, it is possible to make the stator flux following a circle reference. 
In this case the error between the flux magnitude and its reference is maintained within the 
limits set by the hysteresis band (2 ~ lfI). That is 
2-19 
The electromagnetic torque Tern is represented by the following equation: 
T - ~( . - .) 
em - 2 lfI.w .1 s/1 If/s/1 .1 sa 2-20 
" 
The measurement of two phase currents are needed to estimate the control variables, If/ s 
" 
and Tem. and the estimated values are compared to their references If/sref and Tl'lIlrt'f' The 
errors of the flux and torque magnitudes are used by the hyteresis controllers in order to 
determine Sf and St, which are used to choose the right space vector. The stator flux 
trajectory is divided to 6 zones according to: 
1l 1l (ns-l).-<=~ es < ns.-6 6 
The stator flux position f)s in a~-frame can be calculated as follow: 
If/ s/1 e
s 
= arctan(----) 
If/sa 
2-21 
2-22 
Thus the knowledge of the sector on which the stator flux involves is sufficient to allow the 
determination of the voltage vector to be applied. The VSC is designed to achieve vcry fast 
torque response. 
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The important features of the sliding mode controller which make it so attractive for 
application in variable speed drive are high accuracy, fast dynamic response. good stability. 
simplicity of design. 
This chapter has reviewed the most recent research activities focused on the development 
of various induction motor control strategies. Particular attention was devoted to the work 
concerned with vector control applications to induction motor. It is important to note that in 
developing a control system, the design process is as important as the final product itself. 
The next chapter describes some of the electronic design tools used in the development 
process of the control system. 
29 
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Chapter 
4 
Modern Control Systems Design 
Using CAD Techniques 
4.1 Trends in Control System 
T he function of a control mechanism is to. maintain certain essential properties of a 
system at a constant value under all condItIOns. HIstOrIcally control systems which 
are simple but effective have been employed in water regulation and control of the liquid 
level in wine vessels for centuries. Some of these concepts are still used today, for example 
the float system in the water tank of the toilet flush. However, modern control systems used 
in today's industry are much more complex and owe their beginnings to the development of 
Control Theory. In 1868, Maxwell presented the first mathematical analysis of feedback 
control. It was during this period that systematic studies into control systems and feedback 
dynamics began. One significant development was the well known Routh's Stability 
Criterion (1877) which won E.J. Routh the Adam's Prize for that year. 
The early 20th century saw the beginning of what is now known as Classical Control 
Theory. Minorsky's work (1922) on the determination of stability from differential 
equation describing the system (characteristic equation) and Nyquist's development (lLJJ2) 
of a graphical procedure for determining stability (frequency response) contributed 
immensely to the study of control theory. 
J() 
iiOllllis ..t 
Chapter 4 - Modern Control System Design Using CAD Techniques 
In 1934, Hazen introduced the term 'servomechanism' to describe position control systems 
in his attempt to develop a generalised theory of servomechanism. Two years later, the 
development of the Proportional-Integral-Derivative (PID) controller was described by 
Callender et al. (1936). Control Theory, like many branches of engineering, underwent 
significant developments during World War II. Based on Nyquist's work, in (1945) H.W. 
Bode introduced a method for feedback amplifier design, now known as the Bode plot. In 
1948, root locus method of design and stability analysis was developed by W.R. Evans. 
However following the introduction of digital computers in the 1960s the approach to 
system control began to change and the use of frequency response and characteristic 
equations began to give way to the solution of Ordinary Differential Equation (ODE), that 
describe system performance. 
This led to the birth of Modern Control Theory. While the term Classical Control Theory is 
used to describe design methods of Bode, Nyquist, Minorsky and similar workers, Modern 
Control Theory relies on ODE design methods, like the State Space Approach, which are 
more suitable for computer aided engineering. Both these branches of control theory rely on 
mathematical representation of the control plant from which its performance is derived. To 
address the issues of non-linearities and time-variant parameters in plant models, control 
strategies that continuously adapt to the variations of plant characteristics have been 
introduced. Generally known as Adaptive Control Systems, they include techniques such as 
self-tuning control, H-infinity control, model referencing adaptive control and sliding mode 
control. Studies also include the use of non-linear state observers to continuously estimate 
the parameters of the control plant. They can be employed to tackle the issue of 1l011-
observability, that is the condition whereby not all of the required states are available for 
feedback. This may present a cheaper solution because it does not require as many sensors 
to be used and is adopted in applications such as variable speed drives, or where it is 
physically difficult or even impossible to obtain the feedback states such as in a nuclear 
reactor. 
In many instances, the mathematical model of the plant is simply unknown or ill-defined. 
leading to greater complexities in the design of the control system. It has heen proposed 
that Intelligent Control Systems give a better performance in such cases. 
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Unlike conventional control techniques, intelligent controllers are based on Artificial 
Intelligence (AI) rather than plant model. They imitate the human decision-making process 
and can often be implemented in complex systems with more success than conventional 
control techniques. AI can be classified into expert systems, fuzzy logic, artificial neural 
networks and genetic algorithms. With the exception of expert systems, these techniques 
are based on soft-computing methods. This means that they are capable of making 
approximations and 'intelligent guesses' where necessary, in order to establish a 'good 
enough' result under a given set of constraints. Intelligent control systems may employ one 
or more AI techniques in their design. 
4.2 Traditional Control 
Traditional control systems are normally implemented USIng analogue and! or digital 
hardware. In its relatively short existence, digital computer technology has touched, and 
had a profound effect upon, many areas of life. Its enormous success is due largely to the 
flexibility and reliability that computer systems offer to potential users. This, coupled with 
the ability to handle and manipulate vast amounts of data quickly, efficiently and 
repeatedly, has made computers extremely useful in many varied applications. In control 
systems the digital computer can act directly as the controller or to provide the enabling 
technology that allows the design and implementation of the overall system, to obtain 
satisfactory performance. 
Indeed, digital controllers have been used to give results as good, or better than analogue 
controllers in numerous cases, with the added feature that the control strategies can be 
varied by simply reprogramming the computer instead of having to change the hardware. In 
addition, analogue controllers are susceptible to ageing and drifting, which in turn causes 
performance degradation. These advantages have attracted many users to adopt digital 
technology in preference to conventional methods. With advances in VLSI (Very Large 
Scale Integration) and denser packing capabilities, faster integrated circuits can be 
manufactured which result in quicker and more powerful computers. Therefore, application 
to control areas which a few years ago were considered to be impractical or impossible 
because of computer limitations, are no\\' entering the realms of possibility. 
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4.3 Microcomputer Control 
The superiority of microcomputer control over conventional hardware based control can be 
recognized for complex drive control systems. The simplification of hardware saves control 
electronics cost and improves system reliability. Digital control inherently improves noise 
immunity, which is particularly important in this work where there are large power 
switching transients in the converters. In addition software control algorithms can easily be 
altered or improved in the future without changing the hardware. Another important feature 
is that the structure and parameters of the control system can be altered in real time, making 
the control adaptive to plant characteristics. The complex computation and decision taking 
capabilities of microcomputers enables the application of modern optimal and adaptive 
control theories to optimise the drive system performance. In addition, powerful diagnostics 
can be written in the software. Microcomputer technology has rapidly developed and today 
the use of an efficient high level language with large hardware integration and VLSI 
implementation of the controller is easily possible. 
4.4 Digital Signal Processing Control (DSP) 
DSP chips are general purpose data processors initially created for applications that handle 
large amounts of data such as data acquisition, image enhancement and processing, remote 
sensing, voice synthesis and recognition, telecommunications. The DSP architecture is 
adapted to handle mathematical problems in real-time. It implements functions such as Fast 
Fourier Transform (FFT) , convolution, etc. The application of DSPs has now been 
extended to electric drive control because they extensively use many of the typical DSP 
function as part of the speed and torque control algorithms. 
The first generation motion control designs used microcontrollers for position, speed, or 
current control and used resolver-to-digital converters (AD2S8x, AD2S9x) for rotor/shaft 
position feedback. These designs used analogue circuitry to close the current loop and 
could not meet the emerging requirements for more precise control and faster response 
time . 
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Second generation designs use DSPs for motor control environments, adding the DSP 
benefits of greater energy efficiency, more precise control, and less wear and tear of 
moving parts. These designs feature chipsets, which integrate the NO converter, PWM 
control and vector transformation. Using fixed-point DSP chipsets, digital current loops are 
now more cost effective providing greater precision and faster response times 
Analogue Devices uses an architecture that off-loads functionality from the 
DSPlMicrocontroller. The onboard ADC reads analogue current input from sensors, 
generates PWM switching signals, and performs vector transformations. Its integrated 
design provides reduced costs, board space as well as a reduction in design and test time. 
Third generation devices will move toward fully integrated solutions for motor control and 
will use a hardware description language (VHDL) as a unique EDA environment for the 
system modelling, evaluation and controller design, an approach pioneered in this thesis. 
The applications of DSP technology and the impact on induction motor control are 
reviewed. 
Kim, et al [37] use an extended Kalman filter to estimate speed. The filter is employed to 
identify the speed and the rotor flux based on measured quantities of stator currents and d.c. 
link voltage. The proposed extended Kalman filter is implemented using a 32- bit floating 
point DSP, TMS320C30. In [38] the implementation of a field oriented control algorithm 
and a non linear observer using a system based on a TMS320C40 is proposed. Comparison 
with results given by a conventional flux estimator show excellent low sensitivity to rotor 
resistance variation. 
Other aspects of induction motor drive implementations are reported in literature by 
Navrapescu, et al [39] and Moynihan, et al [40], for example, the discrete time induction 
machine mathematical model for DSP implementation is presented in [39]. 
The model was simulated and implemented using a Motorola signal processor DSP56002. 
The simulation and experimental results proved the accuracy of this model when tested 
under different conditions. These models can be adapted for micro controller applications. 
Present preoccupations are in the direction of creating the necessary base for an ASIC 
implementation which could offer better implementation performance. 
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4.5 Fuzzy Logic Control (FLC) and Artificial Neural Network (ANN) 
In recent years, enormous research activities have been carried out in the field of Fuzz\' 
Logic Control (FLC) and Artificial Neural Network (ANN) applied to various control and 
signal processing applications in power electronics and drives [41,42,43,44,45,46]. 
The on line-tuning scheme for indirect field oriented induction machine drives is introduced 
by Zhen and Xu [41] in which two fuzzy slip compensators are designed to handle machine 
parameter deviations. One fuzzy compensator is used to on line tune Tr in the slip calculator 
when the machine is working in the speed tracking mode, while the other is used to 
compensate Tr when the machine is working in the constant speed mode. A good 
performance for an indirect field oriented induction machine drive is achieved in terms of 
overshoot, steady state error, torque disturbance and variable speed tracking. 
In the last few years, the ANN has represented an emerging technology rooted in many 
disciplines, including identification and control systems [44, 45, 46, 47]. An ANN can be 
trained to emulate the unknown non linear plant dynamics by presenting a suitable set of 
input/output patterns generated by the plant. Neural estimation technique for induction 
machine flux presented in [44], compared the performances of an ANN with those of 
classical estimators. The result of the simulation work proved that computation calculation 
time is reduced compared to the classical estimator. 
The work presented by Dinu [47] concentrated on developing a current control strategy that 
is suitable for neural network implementation. The ratio between the operation precision 
and the complexity of the hardware implementation is controlled by altering the number of 
neurones in the corresponding neural network. 
The control strategy can be applied to a large range of three phase power systems including 
induction motors. One of the advantages of the approach is the reduction in the complexity 
of the control system achieved by eliminating the need for large external EPRO,\! 
implemented look-up tables. Using this method increases the calculation speed of the 
controller, and enables the rescaling of the controller structure while exercising good 
control over the performance complexity ratio [48J. 
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Presently, many digital control systems are microprocessor based, primarily because of the 
availability of control Integrated Circuits (ICs), cheaper memories and tremendous 
advancements in data handling capabilities. A big step forward in control is the use of 
Application Specific Integrated Circuits (ASICs), designed using modem Computer Aided 
Design (CAD) / Electronic Design Automation (EDA) techniques. 
4.6 Electronic Design Automation (EDA)/CAD Techniques 
Electronic Design Automation (EDA) enables this transition to take place with a higher 
degree of confidence than was previously possible. The use of (EDA) allows the digital 
design engineer to create, simulate and verify a design without the need to breadboard a 
prototype, allowing complex systems and ideas to be evaluated in a short period of time. In 
addition, an extremely high confidence in the final product before committing to 
experimental hardware [49] is possible. EDA tools are widely used in the field of electronic 
design, especially in Application Specific Integrated Circuits (ASICs). In order to 
successfully develop an ASIC, it is important to have a detailed knowledge of the potential 
advantages and the limitations of the ASIC technologies. Furthermore, it is essential to 
manage the design flow strategy in order to limit the number of design iterations and to 
complete the design in a short time. With the improved performance of modern Computer 
Aided Design (CAD) tools, ASICs can be developed within a relatively short time, at low 
cost level. 
The result is that ASICs are currently used in all the IC market segments, ranging from 
simple circuits for gadgets and toys, to complex, highly accurate systems, for example in 
measurement equipment or medical applications. 
The design of electrical systems has traditionally followed a design procedure similar to the 
one shown in Figure 4.1. With the advent of EDA software, a new design methodology has 
been developed to take advantage of simulation techniques. 
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~ 
Idea 
--.. Design r---.. Fabrication ----. Test ---... Verification 
Manufacture ... 
Figure 4.1 - Traditional methods 
A companson of the traditional with the simulation method usmg EDA illustrates the 
advantages of circuit and board level simulation in the production of a practical system. In 
the traditional design method Figure 4.1 the engineer begins with the idea , then normally 
proceeds to the circuit design stage on paper. The designer then continues through to the 
prototype stage using traditional construction methods. The prototype design is then tested 
and verified against its specification. At thi s point, if any conceptual fault is found a return 
to the design stage and, a repeat of the process would be required. This design cycle can be 
reduced considerably by removing three parts of the cycle before the design is verifi ed. 
This technique is known as the simulation method and allows a product to be produced for 
the market in a much shorter time. 
The simulation method illustrated in Figure 4.2 [50] , allows the development of the design 
using the CAD system, whereby verification is carried out by simulating the circuit de ign 
using software models. At thi s point, design faults are identi fied and rec tified withou t go ing 
through the costly path of prototype construction. The imulati on method all ow the de ign 
to be around 98 % certain of working cOITectl y first time [49] . 
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The popularity of EDA tools rapidly increased with the widespread use of Application 
Specific Integrated Circuits (ASICs) and Field Programmable Gate Arrays (FPGAs) in the 
1980s. In ASIC technology, the cost of correcting a design flaw late in the design process 
can be very high. The need for 'right-first-time' designs led to demands for reliable EDA 
tools. With increasing use of ASICs and FPGAs in power electronic control systems, EDA 
techniques are increasingly being employed. This has led to the development of a new 
design approach that relies more on verification by simulation, allowing new products to be 
developed and produced for the market in a shorter time. 
Modern 
.----___ ~.1lverification 1loIIIII:~----.. 
by SYSTEM 
MODEL 
I 
I 
Simulation 
CIRCUIT 
DESIGN 
L ________ _ ____________ _ 
Traditional 
LAYOUT 
Figure 4.2 - Simulation method 
4.6.1 Application Specific Integrated Circuits (ASIC's) 
For many years the designers of electronic circuits and systems have been totally dependent 
upon the semiconductor manufacturers for the type of integrated circuit from which their 
circuits and systems may be built. In areas where very large volumes are required, such as 
calculators, televisions, radios and washing machines the semiconductor manufacturers 
have produced full custom designs. 
The high cost of this process has prevented the exploitation of the size, speed, weight and 
reliability benefits of silicon design for all but the mass production market or certain 
military products. 
The introduction of Computer Aided Design (CAD) in the 1980s has brought silicon design 
costs to a realistic level for an increased number of products . In most cases, if the total 
production of a few thousand pieces is anticipated then it is likely that a semi-custom 
integrated circuit will prove viable. The uniqueness of a des ign in s il icon i al 0 an 
important commercial consideration. It will take a competitor much longer to cop th k 
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features of a silicon chip than it would for him to produce a comparable printed circuit 
board. Due to the availability of CAD systems, circuit and system designers now have the 
ability to produce the design to be implemented in silicon. 
The stages in ASIC design are: schematic capture, simulation, logic optimisation and 
synthesis, placement and routing, layout versus schematic design rule check, and functions 
compiler. The design of a high-performance mixed-signal IC is inherently more difficult 
than the design of a logic IC. The variety of analogue and digital functions requires a cell-
based approach. Thorough simulation and layout verification is necessary to ensure the 
functionality of the prototype ASIC. Re-design of large ASICs typically uses a high-level 
design language (HDL = Hardware Description Language) to help designers to document 
designs and to simulate large systems. The most common hardware description languages 
are Verilog and VHDL (the latter conforms to IEEE Standard 1076). 
Programmable logic devices (PLDs) are uncommitted arrays of AND and OR logic gates 
that can be organized to perform dedicated functions by selectively making the 
interconnections between the gates. Recent PLDs have additional elements (output logic 
macro cell, clock, security fuse, tri-state output buffers and programmable output feedback) 
that make them more adaptable for digital implementations. The most popular PLDs are 
PALs (programmable array logic), PLAs (programmable logic array), and EPROMs. 
Programming of PLDs can be done by blowing fuses (in PALs) or by EEPROM or SRAM 
technologies which provide re-programmability. The main advantages of PLDs compared 
to FPGAs are the speed and ease of use without non-recurring engineering cost. The size 
of PLDs is, on the other hand, smaller than that of FPGAS. Current PLDs offer complexity 
equivalent to hundreds of thousands gates and speed in order of hundreds of MHz. 
A disadvantage of ASICs in motion control systems is the lack of flexibility to modify or to 
adapt the design to different types of motor drives, once the chip is built. To change the 
design, even a small detail, it is necessary to go back to the initial design stages. The high 
development and fabrication cost for an ASIC can therefore be justified only in largc 
volume production. In small-volume production and in prototyping stages, fPC;As offcr a 
realistic alternative to full gate alTays design to implement specific motion control junctions 
of high complexity requiring up to 1 mi Ilion gates. 
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4.6.2 Field-Programmable Gate Array (FPGAs) 
The Field-Programmable Gate Array (FPGA) is a user programmable device which plays 
an important role in the continuing evolution of Very-Large-Scale Integrated (VLSI) circuit 
technology towards denser and faster circuits. It already provides, for many applications, an 
adequate number of transistors in a single chip package for the functional blocks, routing 
network switches and memory. The prospects for further increase in both circuit density 
and speed of operation are excellent since VLSI circuit density continues to double every :2 
to 3 years or so. The FPGA comprises thousands of logic gates, some of which are grouped 
together as configurable logic blocks (CLBs) to simplify higher level circuit design. The 
interconnections of the gates are defined by external SRAM or ROM. The advent of FPGA 
technology has enabled rapid prototyping of digital systems [51]. 
The FPGA has significant advantages for the development of prototype systems and their 
early introduction to the market. The benefits are similar to those associated with the 
introduction of the microprocessor in the late 1970s, such as programmability and 
adaptability, but with additional advantages in speed, compactness and design protection. 
The simplicity and programmability of the FPGA designate it as the most favourable choice 
for prototyping an ASIC. From the educational viewpoint, designing with FPGAs requires 
computer assistance at almost every stage of design, including detailed specification, 
simulation, placement and routing, and calls for an overall systematic design methodology 
[52]. 
4.6.2.1 FPGA Structure 
Conceptually are-programmable FPGA has a very simple structure as shown in Figure -L3. 
FPGA families are differentiated by their chip-level architecture. and by the interchip 
wiring organisation. The simplest paradigm for FPGA use is the (silicon) "sand box", in 
which system structures can be built in the time it takes to write to a RAM, and with 
complexity levels defined by the chip architecture. 
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Figure 4.3 - Conceptual structure of FPGA s 
FPGAs are a special class of ASICs which differ from mask-programmed gate arrays in 
that their programming is done by end-users at their site with no IC masking steps. An 
FPGA consists of an array of logic blocks that can be programmed and connected to 
achieve different designs. Current commercial FPGAs utilise logic blocks that are based on 
one of the following: transistor pairs, basic small gates (two-input NAND's and exclusive-
OR's), multiplexers, look-up tables, and wide fan-in AND-OR structures. 
FPGAs are implemented with regular flexible programmable architecture of Configurable 
Logic Blocks (CLBs) interconnected by a powerful hierarchy of versatile routing resources 
(routing channel) and surrounded by a perimeter of programmable Input! Output Blocks as 
shown in Figure 4.3. They have generous routing resources to accommodate the most 
complex interconnected pattern. The devices are customised by loading configuration data 
into internal static memory cells. Reprogramming is possible an unlimited number of time. 
Current FPGAs offer complexity equivalent to one million gate conventional gate array and 
typical system clock speeds of hundreds of MHz. The size is much smaller than mas k-
programmed gate arrays but large enough to implement rel ati vely complex fun ction on a 
single chip. The main advantage of FPGAs over mask-programmed ASIC i th fa t 
turnaround that can significantly reduce de ign ri sk because a de ign error can b corr ct d 
quickly and inexpensively by reprogramming the FPGA. FPGA are ideal for h rt ning 
design and development cycles, and al 0 off r a co t effect ive o lution f r a hi gh r 
production rate. 
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4.6.3 VHSIC Hardware Description Language (VHDL) 
VHDL stands for the VHSIC Hardware Description Language[53]. The VHSIC in turn 
refers to the Very High Speed Integrated Circuit program. This program was sponsored by 
the Department of Defence (DoD) of USA with the goals of developing high-speed 
integrated circuits and involved several major DoD contractors. During the course of this 
program the need for a standardised representation of digital systems became apparent. A 
team of DoD contractors was awarded the contract to develop the language and the first 
version was released in 1985. The language was subsequently transferred to the IEEE for 
standardisation after which representatives from industry, government and academia were 
involved in its further development. Subsequently the language was ratified in 1987 and 
became the IEEE 1076-1987 standard. The language was reballoted after five years and 
with addition of new features forms the 1076-1993 version of the language [53]. 
Ever since VHDL became an IEEE standard it has enjoyed steadily increasing adoption 
throughout the electronic system CAD community. In the last few years interoperability 
between models developed using VHDL environments from different CAD vendors has 
been improved by the establishment of the IEEE 1164 standard package and other 
standardisation efforts. Practically every major CAD vendor supports VHDL. The status of 
VHDL as an industry standard provides a number of practical benefits [53]. 
Conventional procedural programming languages such as C or Pascal typically describe 
procedures for computing a mathematical function or manipulating data, for example 
matrix multiplication or sorting. The execution of the program results in the computation of 
data values. Similarly, VHDL is a language for describing digital systems. 
Investigations have been made for the use of VHDL in describing and simulating analogue 
systems. VHDL-AMS (Analogue Mixed Signal) is an extension of YHDL, which became 
a new standard on 1999. However. the language is still predominantly used in the design of 
digital systems. 
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4.6.3.1 Abstraction Levels and HDL's 
Two domains can be identified to represent electronic systems: 
• Structural domain . 
• Behavioural domain. 
Figure 4.4 identifies the elements of design description in each domain. A structural 
description could be a logic diagram, a behavioural description could be a set of logic 
equations and a physical description could be a standard cell layout for an ASIC. Figure 4.4 
shows two different representations of an inverter, as example. 
Structural domain 
IF A = '0' 
THEN 
S <= '1'; 
ELSE 
S <= '0'; 
END IF; 
Behavioural domain 
Figure 4.4 - Different domain representations of the same component 
4.6.3.2 Structural Design 
Structural design simply connects elements together. It is common to most branches of 
engineering. Wires connect active and passive components in electronics , ri vets and 
fasteners connect structural elements and beams in bridge building. 
In both cases, the structural composition defines an architecture that imbue the y t m it 
defines with certain des irable performance characteri tic, structural integrity, and 
A fuzzy , rather than preci se obj ecti ve in tructural de ign, i to cr at an I gant 
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architecture that addresses cost and performance objectives in a simple but effective \\'ay, 
With FPGAs, structural design is achieved with a schematic drawing tool. 
Hierarchical or structured design was rediscovered by hardware designers in the late 1970s. 
when the increasing complexity of full-custom design for products such as microprocessors 
created serious bottlenecks, Prior to this, software engineers had adapted traditional 
methods in building complex software products. Ideas such as modularization, information 
hiding, stepwise refinement were recast to help VLSI design tasks. In effect, programming 
techniques were applied to VLSI layout design because programming language constructs 
allowed crisp descriptions of artwork, particularly when it contained iterated or conditional 
features. Whole software design products, including silicon compilers and generators, 
evolved at this time. The complexity levels of present day FPGAs match the custom 
designs of that period, so that ASIC design methods developed then, remain highly relevant 
today. 
4.6.3.3 Behavioural Design 
Behavioural design, is creating a description of the functionality of the design functions. It 
may be embodied in a simulation model, a hardware description language program, a set of 
logic equations, or simply a truth table. Logic diagrams can become behavioural 
descriptions with the use of simple drawing conventions. Implementations are often 
developed by writing behavioural descriptions in a proprietary hardware description 
language [54]. 
4.6.3.4 Physical Design 
Physical design involves producing sufficient data for a design to be manufactured, 
including testing. With FPGAs, physical design requires the definition of functions for the 
logic blocks and routing paths for the interconnections. This is analogous to producing a 
layout in VLSI design. The manufacturing data is held in a binary file for programming the 
part. 
The main advantage of working at higher levels of abstraction is the reduction in the 
b f I ts the desl' oner has to consider. Moreover, high level descriptions in the num er 0 e emen b' 
b h · I d ,'1 I'mpl\1 tile possI'bility of modelling the system behaviour. regardless of e aVIOura Om.llI _ ' , ,---
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the final structure, target technology and implementation details. VHDL makes possible the 
description of the digital systems at any abstraction level, using behavioural or structural 
information. The structural description is defined as an interconnection (netlist) of 
previously defined components stored in a library, while the behavioural description does 
not give information about the system structure, it only describes its behaviour. 
Consequently behavioural descriptions are closer to the functionality of the system, while 
the structural one considers implementation details. The complexity associated with 
behavioural description is much lower than the structural one. 
The transformation of a high abstraction level description into another one at a lower 
abstraction level, is called synthesis. The transformation of a behavioural description into 
another one in the structural domain with the same abstraction level is sometimes called 
synthesis, although, if a particular library or technology is considered in this step, it can be 
called mapping. The transformations made within a domain at the same abstraction level to 
improve the system performances can be called optimisation or refinement. 
4.6.4 Design Flow in Top Down Methodology 
Top-down design was a major revolution in the techniques to engineer circuits. The jump 
from logic gates to abstract behavioral descriptions was similar to the jump from transistor-
to logic-level (Boolean) design. It always takes awhile for a new design methodology to be 
proven and accepted. Brave designers, standardization, and government mandates were the 
catalysts for VHDL growth. Improved tools followed, and the field of logic synthesis 
fueled VHDL's expansion. 
Design methodologies can be classified into two groups: 
• Bottom-up - where the designer builds the system from elementary components, such as 
logic gates or transistors. This approach needs a previous phase in which the system is 
partitioned into smaller blocks . 
• Top-down - where the designer builds the system from a functional specification through 
a synthesis process to the final implementation details Figure 4.6. 
The first approach may be considered as the traditional design method, and is mainly based 
on schematic capture and simulation. The top-down approach is the method LISCO in 
. t' l'th YHDL 'md it is based on code generation, simulation. ano synthesis I)) j. conJunc Ion w . ~ .' 
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Top-down approach (Figure 4.5) is best suited for VHDL based design methodologies and 
their widespread use has been possible because of the use of CAD tools related to synthes is 
and simulation. 
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Figure 4.5 - Top-dowl/ methodologies 
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4.7 Xilinx Foundation Series 
The Foundation Series is an EDA software by Xilinx Inc. for designing and implementing 
programmable hardware such as Field Programmable Gate Arrays (FPGAs) and 
Programmable Logic Devices (PLDs). The main component of the software is the 
Foundation Project Manager, an application that manages the EDA tools in the software 
and maintains a unified environment for the user. It comprises five groups: Design Entry, 
Simulation, Implementation, Verification and Programming Figure 4 .. There are three 
Design Entries: HDL Editor, FSM (Finite State Machine) Editor and Schematic Editor. 
They allow the project design to be described either as a HDL program, a state machine 
description or as a schematic design. After the Design Entry stage, the design can be 
synthesised, a process that converts the design, whether it is a HDL program or a schematic, 
into a netlist format. The netlists contains the structural description of the design and are 
used for functional simulation. At this stage, it is not yet specific to any technology. 
In order to download the design into hardware, the target technology has to be specified. 
The netlist is complied into a format that is compatible to the targeted device in a process 
that is called implementation. This is followed by accurate timing simulation. It is 
important to note that the targeted device has to be confirmed at the start of the 
implementation procedure. The Xilinx S40PQ208 FPGA device is used for tlw 
implementation of the final project. It is sufficient to point out that the final product of this 
procedure is a bitstream file, which can be directly downloaded into the targeted device via 
the serial or parallel interfaces of a PC [56]. 
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VHDL ENVIRONMENT 
VHDL Description Test! vaLido.tion stimuli 
Abstract Model 
Hardware Model 
Figure 4.6 - A common em ironmenl fo r abslra 'I and hard H'ar 
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4.8 The Advantages of VHDL 
+=> VHDL provides several key advantages. Possibly the most important is the ability 
to perform top-down design. Top-down design first describes a system at a very high leyel 
of abstraction, like a specification. Designers simulate and debug the system at this very 
high level before refining it into smaller components. The method describes each smaller 
component at a high level and debugs it alone and with the other components in the system. 
The design continues to be refined and debugged until it is complete down to its lowest 
building blocks. Mixed-level design occurs when some components are at a more detailed 
level of description than others, but all components are simulated and debugged together. 
VHDL provide a way of describing and simulating the system and its components. 
+ => The power of top-down design is that engineers can discover and correct system 
problems early in the design cycle. They can design and fine-tune component interfaces 
before completing the actual components. They can simulate components as part of the 
system before making a silicon commitment. Experts estimate that 90% of all ASICs work 
right the first time on their own, but only 50% of them work right the first time in the 
system. Top-down design with system simulation can improve the success rate of the 
system. Further, software designers can develop system software without waiting for 
hardware availability. The bottom line is lower cost and faster time to market [57]. 
+ => During the years that designers were creating VHDL, digital designers were 
manually refining top-down design procedures from high-level descriptions to logic gates. 
The field of logic synthesis was still experimental. Logic synthesis describes a circuit at a 
high level in a language such as VHDL and then uses a software tool that automatically 
generates the logic-gate implementation for the design. This advanced technology can 
significantly speed design because engineers spend less time producing logic-gate 
representations and can concentrate on overall design issues, such as system requirements 
and timing. Synthesized designs can be smaller and faster than manually created ones, and 
smaller designs usually mean lower cost. Synthesized designs also can cut debug time 
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because the designs are generally "correct by construction." As logic synthesis emerged as 
a mainstream technology, VHDL fit in perfectly as a language to begin synthesis . 
• :::::> Another important advantage that VHDL brought is standardization. It enables 
manufacturers to document all electronic systems and components in a common format, 
which allows various interested parties to understand and participate in a system's 
development. VHDL also provides the ability to capture designs in a standard format for 
archiving. 
This chapter presented a review of Modem Control System Design using CAD Techniques, 
including a brief introduction to the concept of Fuzzy Logic Control and Artificial Neural 
Network. In addition, this chapter has introduced the VHDL design language and its main 
advantages. These make the software suitable to be used for the analysis, development and 
design of the novel control system, as presented in the following sections. The work 
described in the remainder of the thesis aims to utilize the precepts and present a new 
holistic approach to design. 
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System Modelling and Simulation 
A new approach to the modelling, simulation and controller design of a complete induction 
motor electric drive system is described in this chapter. The novel technique uses a 
hardware description language (VHDL) as a unique EDA environment for the system 
modelling, evaluation and controller design. 
Modelling and simulation are inseparable procedures that include the complex activities 
associated with the construction of models representing real processes, and experimentation 
to obtain data on the behaviour of the system being modelled. Modelling deals primarily 
with the relationships between actual dynamic processes and appropriate models while 
simulation refers to the relationships between the model and the simulation tool. To 
complete the exercise the model time responses, being the outputs of the simulation tool, 
are evaluated in connection with the process being studied. Mathematical models of 
dynamic systems and computer simulation find application in technical and non-technical 
areas. The purpose of studying systems through modelling and simulation is to produc~ 
performance without actually constructing or operating real process~s. The beI1~fits of 
using system modelling and simulation may be summarised as: 
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• increase understanding of mechanisms in the studied process; 
• prediction system behaviour in different situations. 
• enabling the design and evaluation of synthesized control systems; 
• estimation of those process variables which are not directly measurable ; 
• testing the sensitivity of system parameters; 
• optimizing system behaviour; 
Broadly speaking, simulation is defined to be an experiment with logical and mathematical 
models, especially of the dynamic kind, that are characterized by a mix of differential and 
algebraic equations. 
5.1 The Space Vector Model of the a.c. Machine. 
The space vector quantities (voltages, currents, m.m.f.s, flux densities, flux linkages, etc) 
are introduced by using both mathematical and physical considerations. For si mplicity, a 
smooth air gap a.c. machine is considered with symmetrical two-pole and three-phase 
windings. Figure 5.1 shows the cross section of the machine under consideration. 
Figure 5.1 - Cross section of an elementary symmetric 3-phase machine 
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The stator and rotor windings are shown as single, multiple-tum full pitch coils situated on 
the two sides of the air-gap. These represent distributed windings , which at every instant 
produce sinusoidal m.m.f. waves, centred on the magnetic axes of the respecti ve phases. 
The phase windings are displaced by 120 electrical degrees from each other. f}r is the rotor 
angle which is the angle between the magnetic axes of stator winding sA and rotor winding 
ra. In general, the speed of the rotor is OJ, = d:, [58]. 
5.1.1 The 3-Phase (abc) to 2-Phase (afJ) Transformation 
fJ 
Figure 5.2 - 3-phase to 2-phase transformation 
The axis of phase a is chosen to coincide with phase a axis Figure 5.2. The 3-phase 
m.m.f.s can be resolved with respect to the two-phase axes, where F quantities are 
voltages, currents or fluxes. 
F = F + Fl cos(l20) + Fe. cos( -120) 
a a J 5-1 
F fJ = Fa cos(90) + Fb sin(l20) + Fe sine -120) 
which is equal to 
5-2 
In matrix form: 
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5-3 
The transformation matrix of equation 5-3 is a [2x3] matrix therefore to obtain an in verse 
matrix the next step is to create a [3 x 3] matrix by including a third equation describing 
the 3-phase system. 
Where m = a scalar parameter. 
Fy = 0 under balanced 3-phase conditions. 
Therefore equation 5-3 becomes: 
1 
Fa 
F - 0 
{J 
Fy m 
1 
2 
J3 
2 
m 
1 
2 
J3 
2 
m =[~l 
5-4 
5-5 
If a, fJ are assumed to have N2 turns and a,b,c are assumed to have N I turns then: 
F - N l' and FfJ = N 2 i fJ and Fy = N ?_iy and. a - 2 a 
5-6 
Therefore matrix 5-5 can be written as: 
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1 1 1 -
N 2ia 2 2 NJa J3 J3 N 2ifJ - 0 N1ib 5-7 2 2 
N 2iy m m m Nlic 
Equation 5-7 can be written as: 
1 1 1 -
la 2 2 [:: Nl J3 J3 lfJ = 0 5-8 N2 2 2 
ly m m m lc 
1 
1 1 
2 2 
[A]=~ 0 J3 J3 5-9 
N 2 2 2 
m m m 
For orthogonality [AJ must satisfy the following matrix relation: 
[ A ][ A J' = [1] 5-10 
1 1 
1 --
2 2 1 0 In 
= [~ 0 ~l (zJ J3 J3 1 J3 1 5-11 0 -- m 2 2 2 2 0 In m In 1 13 
-- 111 
2 2 
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Therefore 
N( 1 1 1 1 ( J
2 
- (lx(l+(--)(--)+ (--)(--) = 1 
N2 2 2 2 2 
and 
( z: J (m' + m' + m') = I 
therefore 
m=Jf 
Hence, from equation 5-9, matrix [A] can be written as: 
1 1 1 -- --
1 
12 
2 2 
.J3 .J3 
2 
1 
12 
2 
1 
12 
Substituting into equation 5-8 yields the orthogonal transformation matri x: 
Fa Fa 
FfJ = [A] Fb 
Fy Fe 
The transformation relationship can al 0 be written a : 
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IF af3y J = [A][ F abC] 
[ F abc ] = [A J [F ajJy ] 5-14 
Equation 5-14 represents the transformation relationships . 
5.1.2 Commutator Transformation. 
For a rotating coil system, a second transformation needs to be applied to fix the rotating 
2-phase m.m.f vectors to a stationary frame. As with the stator parameters, the 3-to-2 
phase transformation is carried out but in the case of the rotor, the equi valent (a/3) axes 
rotate at an angular speed {J)r. 
The commutator transformation transforms the rotor quantities from a two axis rotating 
space-frame to a two-axis fixed space frame. The effect of applying this transformation is 
to replace the rotating winding m.m.f di stribution with a stationary winding m.m.f 
distribution. This is presented below. 
q j3 
! ... 
~ __________________ ~d 
Figure 5.3- Th e orthogonal DQ-axis 
From the rotating two phase coil system in , the following equations are obtained : 
5-15 F = F cosz9+ FfJ sin 1.9 d a 
F =-F sinz9+FfJ cos1.9 q a 
5-16 
5-17 
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Note that the quantities of equation 5-17 in the two phase system have no phys ical 
significance with respect to an actual machine coil representation. 
Equations 5-15 - 5-17 can be written in matrix form as: 
cos f) sin f) 0 Fa 
- sin f) cos f) 0 FfJ 
o o 
[
COS f) 
Let B = -s~n 19 
Therefore the transformation relationship can be written as: 
lFdqr J = [B JlFafJr J 
The corresponding inverse transformation may be expressed as: 
5-18 
5-19 
5-20 
5-21 
5.1.3 Transformation of a Rotating 3-Phase (abc) Quantity to Stationary 2-Phase 
(dq) Quantity. 
From the relationships shown in prevIOUS sections it can be concluded that in order to 
transform a rotating 3-phase coil distribution to a stationary 2-phase coil di stribution the 
application of matrices [AJ and [BJ given by relations 5-12 and 5-19 is required. Thi s 
results in: 
5-22 
Using equation 5-22, the complete transformati on i expre ed a 
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Fd 
=H 
cos tJ cos(tJ -120) cos( tJ + 120) Fa 
Fq - sin tJ 
- sin(tJ-120) 
-sin(tJ+120) Fb 5-23 
Fy 1 1 1 Fc J2 J2 J2 
let K =H costJ cos( tJ -120) cos(tJ + 120) - sin tJ -sin(tJ-120) -sin(tJ+ 120) 5-24 
1 1 1 
J2 J2 J2 
Finally the transformation relationships between the (abc) axis and the (dq) axis can be 
expressed as: 
lv dq Y J = [K ][V abc ] 
& dq Y ] = [K ][i abc ] 
[W dq Y ] = [K ][W abc ] 5-25 
The transformation of both the stator and the rotor parameters expressed are summarized 
as: 
• The transformation from (abc) to (afJ) is achieved by equation 5-13. 
• The transformation from (afJr) to (dqr) is achieved by equation 5-18. 
• The transformation from (abc) to (dqr) is achieved by equation 5-23. 
Finally, transformation relationships for stator quantities are given by: 
li dq J. = [A ][i abc t 
[V dq 1 = [A][ V abc t 
and for the rotor parameters: 
lidq J,. = [C ][iabc t 
[Vc/q 1. = [C ][V abc t 
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5.2 Modelling and Simulation of the Induction Motor. 
Several control algorithms were developed in the late 1960' s, to achieve torque control of 
induction motors. However, these methods met with only limited success, since they 
required too many complicated calculations involving many unknown model parameters 
and numerous approximations. With advances of faster switching and more easily 
controlled power electronic components, such as the Gate Tum Off (GTO) thyristor. the 
Bipolar Junction Transistor (BJT), the IGBT's, etc, researchers realised that new control 
schemes could be implemented for a.c. machines. In the 1970' s a new algorithm for a.c. 
induction motor control, known as field oriented control was introduced that applied the 
two-vector method to the induction motor by separating the stator current into a flux-
producing component and an orthogonal torque-producing component. The result is that, 
field orientation provides the same decoupled control of torque and flux, which is 
inherently possible in the d.c. machine. 
5.2.1 Induction Machine Model. 
The continuous-time electromechanical model of an induction machine is of fifth order and 
non-linear [59] and can be represented as: 
5.2.1.1 Electrical Model 
di ds (R L' + E,l L2 I' - R L I' - Ed L L i - Lv) / a 
-- = Id U/r 111 (IS r III dr U/r r m qr r ds 0 dt s r s 
did!" (R L . L L' - R L i-OJ L L i - L \' ) / a 
-- = - 1/. - OJr '" ,.1(1" r 1 dr r r \ qr m ds 0 dt s m (.1 . ., . 
5-28 
diqr . . L L . R L . L') / 
-- = -(w L [,1/. + Rs L",lqs + wr r sidr - r .Jqr - 111 \ qs a o dt r 111 .1 (.1 
3 ., ..) 
Te = -::;- L", (lqJl dr -Zds1qr 
where ao = ( Lm * Lm - Lr * Ls ); 
6() 
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Where iqS ,ids ,iqr ,iqr are the d-q axis stator and rotor current in the stationary reference 
frame, v ds ' V qs are the stationary frame d and q aXIS stator voltages and Wr is the rotor 
angular speed. 
5.2.1.2 Mechanical Model 
To define the behaviour of the induction motor, the system motion equation needs to be 
integrated with the dq-axis equations. The load torque of the motor may be due to friction, 
windage, acceleration and mechanical work. Neglecting the coulomb and static friction 
components, the torque due to friction is approximated to TF = Bwr, viscous friction, where 
B is a constant for the system and Wr is the rotor speed. The windage torque is combined 
with the viscous torque and is given by T F+W = DWr where D is the damping constant. The 
torque component required to accelerate the system is expressed as: 
dw h J. h . I . . f h . K 2 TJ = J __ r , were IS t e rotatlOna Inertia 0 t e system In g.m. 
dt 
The load torque T[" is the mechanical work required and can be expressed as a function of 
wr. Therefore, the developed electromagnetic torque T is given by: 
w = ~ J(T - ~l )dt. 5-30 
r J e 
where T" = the electric developed torque. 
5.2.1.3 Vector Control Modelling. 
To implement indirect vector control the measurements required are the induction machine 
stator currents and the rotor speed or position. A rotor slip calculation is used to find the 
slip speed which is then integrated to give the slip value. Adding this to the rotor position 
measurement gives the rotor flux position and hence, the unit vectors required to perform 
the transformation between the stationary frame and the rotating frame quantities. 
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In order to achieve the performance required by servo applications, induction motor control 
is achieved using the vector control strategy. This allows high performance control of 
torque, speed or position to be achieved from an induction machine [59]. 
This method can provide at least the same performance from an inverter-driven induction 
machine as it is obtainable from a separately excited d.c. machine. Vector control provides 
decoupled control of the rotor flux magnitude and the current component generating the 
torque. The fast torque response is achieved by estimating, measuring or calculating the 
magnitude and position of the rotor flux in the machine. 
5.2.1.4 Induction Machine Complete Model. 
A software model for the simulation of the vector controlled induction machine system was 
developed using VHDL programming language introduced by Navabi [60]. This contains a 
mechanical block, an electric module and the vector control model block as illustrated in 
Figure 5.4. The simulation of the induction motor drive is based on the mathematical model 
equations 5-28 - 5-30. Thi s approach requires the development of numerical integration 
routines for solving the resultant differential equations that describe the system based on 
Euler's method. 
[ .... V ds 
'Lr, ~ 
-Electric Model ~ qs .. 
.... 
~ Vector Control 
--.. 
.1 fir 
.... 1 qr 
... 
V qs 
Rrl 
Toeq", t I 
Mechanical 
Flu x Ref {J)r 
.. 
T e 
Figure 5.4 - Vector con/rolled [lid/{ tioll lIIaciz i ll e 
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The equations of the mechanical model of the induction machine are 5-29 and 5-30. A 
typical block diagram representing the set of differential equations is shown in Figure 5.4. 
1 1 
J w,. 
Figure 5.4 - Block diagram of induction motor mechanical model 
5.3 VHDL Functional Simulation. 
Although VHDL is a hardware description language and, as such , is used primarily for 
circuit design, it has the basic properties of any software programming language. It is 
therefore capable of implementing mathematical model s. The YHDL code can hence be 
designed to represent the model of the vector controlled induction machine system. The 
complete source code that achieves thi s can be found in appendi x A. Since the system 
model is designed for the purpose of functional simulations, it is possi ble to declare the 
signals and variables as type REAL. This gives the design a greater freedom in numerical 
analysis. It is also possible to incorporate complex mathematical function s, such a 
trigonometry, in the design. 
The VHDL model for the vector controlled induction motor is configured u ing the entit 
Motor. The input signals of the model are the vo ltages in the d-q axis and the I ad torque 
T L . Three output signals provide simulated information on the current in d-q axis and the 
actual rotor speed. 
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The data regarding the motor operation during simulation is stored in an output ASCII file 
(motor. txt). The file contains numerical data in matrix format. Each line in the matrix 
contains the set of quantities that characterise the motor operation at a certain moment in 
time: currents, voltages, speed and torque. The VHDL code for the system model is shown 
below: 
Rr: REAL 
· 
-
ls: REAL 
· 
-
1r: REAL 
· 
-
1m: REAL 
· 
-
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WRITE (my_line,d_space); 
WRITE(my_line,tt); 
WRITE (my_line,d_space); 
WRITE(my_line,t); 
WRITE (my_line,d_space); 
WRITELINE(outf,my_line); 
END IF; 
Tr:=Lr/rr; 
a:=(lm*lm-lr*ls); 
vdsrl <= vdsr; 
vqsrl <= vqsr; 
idsl:=(rs*lr*idss-wrr*lm*lm*iqss-rr*lm*idrr-wrr*lr*lm*iqrr-
r*vdsrl)/a; 
iqsl:=(wrr*lm*lm*idss+rs*lr*iqss+wrr*lr*lm*idrr-rr*lm*iqrr-
r*vqsrl)/a; 
idrl:=-(rs*lm*idss-wrr*lm*ls*iqss-rr*ls*idrr-wrr*lr*ls*iqrr-
lm*vdsrl)/a; 
iqrl:=-(wrr*lm*ls*idss+rs*lm*iqss+wrr*lr*ls*idrr-rr*ls*iqrr-
lm*vqsrl)/a; 
idss:=idss+(idsl*dt); 
iqss:=iqss+iqsl*dt; 
idrr:=idrr+idrl*dt; 
iqrr:=iqrr+iqrl*dt; 
Te:=p*(3.0/2.0)*lm*(iqss*idrr-idss*iqrr); 
wrl:=(Te-Tl)/jr; 
wrr:=wrr+wrl*dt; 
thetar:=thetar+wrr*dt; 
t:=t+dt; 
-- End of electrical+mechanical model 
IF next_step<500 THEN 
next_step<=next_step+l AFTER del tat; 
ELSE 
next_step<=l AFTER del tat; 
END IF; 
ids<=idss; 
iqs<=iqss; 
wr<=wrr; 
END PROCESS; 
END arch motor; 
CONFIGURATION cont_motor OF motor IS 
FOR arch motor 
END FOR; 
Figure 5.5 shows a flow diagram for the section of a computer program, which simulates 
the electromechanical behaviour of the induction motor. 
AounisA 65 
Chapter 5 - System Modelling and Simulation 
Read IRachine and ayatem data_ 
aet an variables to initial values_ 
apecify Ii .... e incl'ement "h"_ 
spec if .. t_ max; time al'dinate for final calculation.. 
aet ti_e t-D_ 
• Determine the Inachine tel'_inal voltages 1 
~r 
Tl'anaform voltagea to d-q axea if required ) 
.... 
Frana di.l'dt - f(i) to calculate currenta by L. 
numel'ical integl'ation 
.. r 
( Calculate electromagnetic tOl'que J 
.. ~ 
[ Pel'fol'IR nUlIRel'ical inlegr .... tian to calc ... l .... te 1 L. speed and shaft .... ngle 
.... 
~~ Print out reaulta and atore points for gusphical J 
diaplay if requil'ed 
NO YES 
t-I .. h 
I _ I _max 
--
STUP 
Figure 5.5 - General flow diagram for digital-computer numerical solution of 
electromechanical performance 
To test the model, a simulation using VHDL is carried out, based on the algorithm shown 
on Figure 5.5. The chosen parameters for modelling are [4] : 
Rs = 5.90. 
Rr = 4.620. 
Ls = 0.831H 
Lm = 0.809H 
Lr = 0.833H 
P = 2 
J
r 
= 0.001 Kg.m2 
AounisA 
Stator resistance. 
Rotor resistance. 
Stator inductance. 
Magnetizing inductance. 
Rotor inductance. 
Number of poles . 
Moment of inertia. 
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Speed ve,.3U3 7ftne 
7Jm. (~.c) 
1-- J • 0.06 Kg.m2 -- synch 3peed -- J = O.OO~ Kg.J I 
Figure 5.6 - Speed plotted versus time 
Torque verJUj time 
~ ______ ~ ___________ 5 
1-- J = 0.05 Kg.m2 2 J = 0.005 Kg.m 
Figure 5.7 - Torque p lotted versus hOme at start lip 
nme (»e) 
7 
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Slip ve,sw lime 
7&ne (sec) 
1-- J = 0.05 Kg.mZ -- J = 0.005 Kg.mZ 
Figure 5.8 - Slip plotted versus time 
- ids iqs! 
Figure 5.9 - Stator phase current 
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Simulation was carried out for two different values of inertia, as it can be seen from (Figure 
5.6 to Figure 5.10 ) with an integration step size of (0.0000001) using the Euler method 
[61] to solve the equations. 
The induction motor is, of course, an electromechanical device, so the model reqUIres 
expressions for the electromagnetic torque and speed of the machine. 
In Figure 5.6, where speed plotted against time the oscillatory transient behaviour of the 
machine can be clearly seen. Comparing the two speed-time plots corresponding to the two 
different values of inertia shows that the motor model behaves as expected. When 1 r = 0.05 
Kg.m2, the higher inertia causes the motor to reach the oscillation period after a delayed 
time with respect to the speed graph for lr =0.005 Kg.m2. When 1, =0.005 Kg.m2, the 
21if 21l * 50 
synchronous speed is (jJs = -- = = 157.08 radls, the simulated steady state rotor 
p 2 
speed is (jJr = 157 .0407 radls and slip is s = (j)s - (j)r = 0.00025. 
(j)s 
The plot of slip against time is shown in Figure 5.8. It can be seen that at starting the value 
for slip is s=l, which corresponds to (j)r = Orad / s and then the rotor goes through a 
transient interval before settling at the steady state slip of 0.00025. It can be concluded 
from Figure 5.8 that if the rotor of a motor is locked so that it can not move, then the rotor 
induced current will have the same frequency as the stator and the slip s= 1. On the other 
hand, if the rotor turns at synchronous speed, the frequency on the rotor will be zero and the 
slip s=O. 
One advantage of using models is the ability to look at the range of variables and their 
influence on performance. Figure 5.9 shows the stator current in the dq-axis as a function of 
time during acceleration. It can be seen from the graph that the amplitude is initially high 
(id.~=20A, iql,=30A). However, within (0.008 sec) the rotor speed reaches nearly the 
synchronous speed and the motor starts to draw only a small amount of current. 
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Rofor CUl'f'eni versus 7Jme 
-0 
7Jme (sec) 
-- Idr iqr 
Figure 5.10 - Rotor current plotted against time 
It would be difficult, if not impossible, to measure the rotor currents in an induction motor , 
but their values can be obtained through calculation or simulation. Figure 5.10 shows the 
rotor current in the dq-axis. It is clearly shown that at start the rotor currents are high and 
are equal to (idr-20A, iqr=-30A) and, as the motor accelerates, the currents in the rotor bars 
drop approximately to zero at (0.02 sec). 
5.4 The Rotor Flux Oriented Vector Control. 
A vector control algorithm normally determines the asynchronous motor to have 
characteristics and behaviour similar with those to a separately excited d.c. motor, where 
the torque is controlled by the armature current and the flux by an excitation current [62]. 
Therefore in vector control induction motor the control algorithm is used independently to 
control the two components of the currents, i.e. the component producing torque and flu x. 
This is achieved by referencing the voltages and currents in a special rotating reference 
frame which can be fixed either to the rotor flux space phasor, the stator flux space phasor 
or the magnetizing flux space phasor. 
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The xy -axes reference frame shown in Figure 5.11 rotates at the speed of the rotor flu x-
1· k dp m age space phasor {J)mr' where {J)mr = dtr and Pr = phase angle of the rotor flux linkage 
space phasor with respect to the direct axis of the stator reference frame. 
y 
~. 
1 sy 
sq 
a 
l s ,lsv;r 
~----~~~~---4----__ -+ sd 
1 
sd 
Figure 5.11 - Stator current and rotor flux linkage space phasors in the stationary 
reference frame and in the special reference frame fixed to the rotor flux linkage space 
phasor 
The electromagnetic torque is defined as : 
T = ~ LIII i 
e 2 P L If/ rx sy 5-31 
r 
Since If/ry = 0, meanmg that the rotor linkage flux space phasor has only a x -axI s 
component, the rotor linkage flux space phasor is given as: 
-
Ilf/ rip 1= If/rx = LI/l 1 i mr 1 5-32 
Therefor substituting equation 5-32 into equation 5-31 yields: 
3 L;/l 1-:- I ' Te = 2 P L llllr l s." 
r 
5-33 
It can be shown from equation 5-33 that the torque can be contro lled by indep nd ntly 
controlling 1 illl r 1 and ( . .11 ' 
AOllnis A 7 I 
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In the special rotor-flux oriented (.xy) reference frame, the space phasor of the stator 
currents can be expressed in terms of the space phasor of the stator currents established in 
the stationary reference frame as: 
i sx = isD cos Pr + i sQ sin Pr 
iSY = -i~D sin Pr + i sQ cos Pr 
5-34 
i sx is the flux producing component and iSY is the torque producing component. These t\\'o 
components must be independently controlled to achieve a rotor flux oriented control. 
5.4.1 The Flux Model. 
In the flux model modulus and phase angle of the rotor flux phasor must be calculated to 
obtain OJ
mr 
and 1 imr I. The space phasor of the rotor magnetizing currents expressed in the 
magnetizing flux oriented reference frame can be found from the following equation [581: 
5-35 
5-36 
Where: 
OJ is the angular speed of the rotor flux oriented reference frame. 
mr 
are the instantaneous values of the direct-and quadrature aXIS stator current 
components respectively, and expressed in the general reference frame (flux and torque 
producing stator current components respectively). 
1 i mr 1 modulus space phasor of the rotor magnetizing currents expressed In the 
magnetizing flux oriented reference frame. 
OJ r angular rotor speed. 
OJ
s1 
angular slip frequency. 
------ ~--~------~-
1'2 
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Based on equation 5-35 and 5-36, a rotor flux can be determined, as shown by the block 
diagram Figure 5.12. The angular slip frequency of the rotor flux is(O I = l sy 
s T I' I 
r l "If 
Lmr 
Figure 5.12 - Flux models in the rotor flux oriented reference frame 
The simulation of the rotor flux oriented vector control IS based on the following 
differential equations [58]: 
di v ' T ' d i IIlr 
, sx . = ~ + (0 T i - (T - )--T\. -dt + l IX IIII' J sy S S dt RI· 
,disy . Vsy , . (T T ' ) I' I T -- + l = - - (0 T l - e - S (01111' l lllr 
5 SV R IIlr s SX ., 
. dt -
S 
where: 
Ls is the stator time constant 
Rs 
, _ 2 /L ) 
T ' = L I· = CL". LIIl r is the stator tran ient time constant of the machin , 
S R R 
s s 
Ls the stator transi nt inductanc ' 
AOllllis A 
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It can be seen from equation 5-37 that there is unwanted coupling between the stator 
circuits on the two axes. For the purposes of rotor flux oriented control , it is important that 
the direct axis stator current isx (rotor flux producing component ) and the quadrature axis 
stator current iSY (torque producing component) are independently controlled. 
If I i mr I is constant then !!.-I i mr I =0 and equations 5-37 become: 
dt 
5-38 
It follows from equation 5-38 that the stator current components can be independently 
controlled if the decoupling rotational voltage components are added to the output of the 
current controllers which control i
sx 
and iSY respectively. 
The rotational voltage components are: 
v dx = -OJ mr L>sy 
The voltages of the output controllers are: 
A , di 
V sx = R i +L ~ 
s sx S dt 
A , di s), 
V1'y = R i + L --
, s sy S dt 
The required decoLipli!lg circuit is shown in Figure 5.13 
1 sx 
OJ mr 
1 sy 
-
I i mr L - L , .  
Figure 5.13 - Decoupling circlli! 
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The currents on the x and y axis can be obtained from the following matrix: 
[
lSX ] [cos P r 
(I'Y - - sin P
r 
sinpr][~ds ] 
cos Pr l qs 
5-43 
5.4.2 Control Strategy 
Control of induction machines is associated with complexity and technological challenge. 
Simple controllers exhibit non linear characteristics and, in general, operate sati sfactory 
only over a limited speed range. Variable frequency control invol ves the use of an inverter 
connected to the machine and, until recently , the design of the inverter and machine 
system were separate activities. However, recently , the trend has been towards the 
integration of the design process, thereby facilitating the study of the effects of the inverter 
output waveform on the dynamic load and vice versa. To do thi s effectively , appropriate 
models of both systems are pre-requisite. Dynamical systems require to be studied on a 
transient basis and consequently modelling of the induction machine using generali sed 
machine theory is employed. 
Advanced control techniques, including vector control , have been incorporated into 
induction machine drive systems. The objective is to develop fast acting controllers, which 
react to load disturbances and input reference variations as fas t as d.c . machine systems. 
Several important elements need to be constructed , an important one being a PWM 
controller. 
5.4.2.1 Pulse Width Modulation 
The Pulse Width Modulation technique is used to generate the requi red vo ltage or current 
to feed the motor. Thi s method is increas ingly used fo r a.c . drive with the condit ion that 
the output harmonic content is as small as poss ibl e [63]. PWM i currently the mo t idel 
used technique of inverter control and has received con iderable attention in the la t t\ 
decades. The PWM switching scheme essenti all y invo lve the trateg i ar iat i n of the 
and OFF timing periods of each pair of witches in th in ert r. 
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This produces a PWM waveform that contains a series of pulses which have the same 
voltage level but different widths, as shown by the waveform in Figure 5.15. 
S S b 
S , 
u '" 
S a S b S 
Figure 5.14 - A three phase inverter 
The fundamental component of the PWM switching pattern VPWM lfl Figure 5.15 is a 
sinewave, which is the required output voltage. To obtain the switching pattern, a 
sinusoidal signal V Control is compared with high frequency triangular carrier wave Vtri . This 
form of PWM control is sometimes called sinusoidal-PWM in order to explicitly 
differentiate it from other forms ofPWM control schemes. 
In sinusoidal-PWM control schemes, there are two characteristic ratios which are important 
factors in the design of the controllers. 
Figure 5.15 - Pulse Width Modulation 
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The amplitude modulation ratio rna is defined as the ratio of the peak amplitude of the 
control V eantrol to the peak amplitude of the triangular carrier signal Vtri. 
rn = V con/rol 
a V
TR1 
5-44 
The frequency modulation ratio rnj is defined as the ratio of the triangular carrier frequency 
j;ri to the ratio of the control signal frequency i eantrol. 
5-45 
i con /rol 
5.4.2.2 Space Vector Modulation. 
The Space Vector Pulse Width Modulation (SVPWM), beside being a technique which is 
perfect for digital implementation, offers a better utilisation of the d.c. link voltage and a 
lower harmonic content, particularly at high modulation indices. 
The Space Vector PWM technique is defined by the approximation of Vrej, the reference 
voltage, which can be defined as: 
V reJ = V dreJ + jv qreJ 5-46 
For the vector control scheme, Vrej is given by v dreJ and v qreJ . As the desired output is a set 
of three phase sinusoidal voltages , v reJ is a vector rotating around the origin of the dq-axis 
plane. Its frequency is given by that of the desired three phase voltages . 
q 
b 
a 
d 
c 
Figure 5.16 - Space \ ector combination 
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For a better understanding of the space vector process and in order to repre ent the 
switching state of the inverter in Figure 5.14, the switching function of each phase i 
defined as '1' when the upper transistor of that phase is ON and '0 ' when the upper 
transistor is OFF. Each set of three bits in the comers of the hexagon in Figure 5.16 
represents the state of the switches on phase a, band c respecti vel y. In the space vector 
theory, the motor voltage vector is approximated by a combination of 8 switching patterns 
of the 6 power transistors represented in Figure 5.16. A third PWM generation method u es 
pre-calculated switching times so that specific harmonics are elirrunated from the signal in 
order to improve system operation. 
5.4.3.2 The FOe Algorithm Structure 
Many different vector control structures are possible for a.c . induction motor depending on 
the desired performance level and the acceptable implementation. Both direct and indirect 
vector controller structures are possible, depending on whether or not there is a direc t 
measurement or estimation of the flux quantity, to which the current must be oriented. 
Most often there is no direct measurement of either the produced torque or flu x so that the 
control is implemented by a closed loop current regulation whose references are deri ved 
from a feed forward control structure for the induction motor [64] , [65] , known as the 
Indirect Rotor Field Oriented Controller. Such a system is illustrated in Figure 5.17. 
CUref 
lmref 
AOlillis A 
l a 
(iJ 
r 
Figure 5.17 - Confrol p rinciple ch III of a.c. machin e 
Induction 
Motor 
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The Induction Machine is supplied by a voltage-source PWM inverter. The output 
voltages of the inverter are controlled by a pulse width modulation technique. 
The flux model shown in Figure 5.12 generates the angle Pr' which is used in the 
transformation blocks. Furthermore, the flux model is used to obtain the angular speed of 
-
the rotor flux (j)mr and the modulus of the magnetizing current Ii III r I, since these are al so 
used in the decoupling circuit illustrated in Figure 5.13. The modulus of the rotor 
magnetizing current is also used to obtain the electromagnetic torque in accordance with 
equation 5-33. 
Vector control works on the principle of measuring two phase currents la' i b and then the 
third one ic is calculated from ic = -Cia + ib ) and then the three components are 
transformed into two current components in the (d,q) rotating frame. 
The speed controller, of type PI, provides the reference torque (t ereJ )· The torque 
controller, again of PI type, gives the reference value of the quadrature axis stator current 
in the rotor flux oriented reference frame (i syreJ ). The reference signal I i ll/reJ I is compared 
with the actual value of the rotor magnetizing current and the error serves as input to the 
flux controller which, is a PI controller. Its output is the direct axis stator current reference 
(i sxreJ)' The error signals (i sxreJ - i~x ) and (i ;yreJ - i s.\' ) are the inputs to the respective 
current controllers. The outputs of these controllers are added to the corresponding outputs 
of the decoupling circuits. Thus, the direct and the quadrature axi s reference stator 
voltages v xreJ and v yreJ are obtained. They have then to be transformed by e JP, to obtain 
the two axis reference stator voltages in the stationary reference frame ( V qreJ ' vdreJ ) and are 
subsequently subject to 2-phase to 3-phase transformation . 
5.4.3 Sinlulation Results. 
A series of computer simulation are conducted on the controller to analy e its p rforman 
before proceeding to hardware implementati on. The VHDL model fo r the mplet e t r 
controlled induction motor is confi gur d by th ntity Motor. The input , ignal s f the 
model are current in the d-q ax i , the load torqu T Land th 'p d c mmand We· 
7 
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Six output signals provide simulated information of the transistor switching state and the 
actual rotor speed. All data regarding the motor operation during simulation is stored in an 
output ASCII file. The file contains numerical data matrix format. Each line in the matrix 
contains the set of quantities that characterise the motor operation at certain moment in 
time: currents, voltages, speed and torque. Part of the VHDL code is shown below: 
The VHDL code starts with the declaration of constant and signals which represent: 
• Motor parameters. 
• Speed controller. 
• Current controller. 
• Flux controller. 
The structure of the code algorithm used to develop the VHDL model of the vector 
controlled induction motor is described below: 
LIBRARY math; 
USE math.mathtyx.all; 
USE std.textio.all; 
*** Electrical + mechanical model *** 
ENTITY motor IS PORT (vds,vqs,Tl: IN Real; 
ids,iqs,wr: OUT REAL); 
END motor; 
ARCHITECTURE arch motor OF motor IS 
{Constant and signal declaration } ; 
{ Define speed controller gains }; 
{ Define flux controller gains }; 
{ Define currents controller gains }; 
BEGIN PROCESS (next_step) 
{VARIABLE declaration }; 
BEGIN {Main program} 
{ Solving differential equation for the electn·cal 
and mechanical model of the 1M using Euler 's methods} 
{ Speed control loop} ; 
{Torque control loop} ; 
{ iq current control loop} ,. 
{ id current control loop} ,· 
{ Flux control loop} ; 
{ In verse Park transformation} ; 
{ PWM}; 
END PROCESS,· 
END arch molor; 
A ounisA 
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Part of the VHDL code defines a process which is one of the YHDL constructs for 
embodying algorithms. A Process statement begins with a sensitivity list (next-step ). The 
next-step used here is to generate a signal that causes the process to execute as soon as a 
change in that signal occurs. 
The process statement is completed with the reserved words (End process). The differential 
equations of the motor are represented within the process in the following manner. 
a: = (1m *lm-Ir*ls); 
IF tt =1.0 then 
vdsr1 <= vds· ,
vqsr 1 < = vqs; 
tt < = O.O; 
else 
vdsr 1 < = vdsY" ,
vqsr 1 < = vqsr; 
END IF; 
ids 1 : =(rs*lr*idss-wrr*lm *lm *iqss-rr*lm *idrr-wrr*lr*lm *iqrr-Ir*vdsr J)/a ; 
iqs1 :=(wrr*lm *lm *idss+rs*lr*iqss+wrr*lr*lm *idrr-rr*lm *iqrr-lr*vqsrJ)/a; 
idr 1: =-(rs *lm *idss-wrr*lm *ls*iqss-rr*ls *idrr-rr*lr*ls*iqrr-lm *vdsr J)/a ; 
iqr J :=-(wrr*lm *ls*idss+rs*lm *iqss+wrr*lr*ls*idrr-r*ls*iqrr-lm *vqsr J)/a; 
In order to simulate continuous system on a digital computer, the independent variable must 
be discretized, so that differential equations become difference equations. As all the 
variables are functions of the independent variable t, they are defined only in discrete 
values of the independent variable. If simulation operates with constant independent 
variable increments dt (calculation interval), these points can be expressed as 11= 10 i * dt 
where i =0,1 ,2, .... . . . .. ,im=. Thus the simulation run begins at time t=to and terminates at 
. . *d time t = Im= = to + Im at t. 
To simulate a differential equations using a digital computer, every simulation system must 
possess the following important feature : 
• The equations must be solved with a numeric integration algorithm. Integration is at the 
heart of each simulation system. It can be realized in a very simple manner but it can also 
be very complicated and sophisticated, which is the case for modem numericall powerful 
simulation tools . Euler' s algorithm is very suitable for elucidating the numerical integration 
procedure, illustrated on Figure 5.18. 
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J INTEG 
,... f X(f X(t+dt) X(t) .. .. 
r 
.. DERIV I"" 
Figure 5.18 - The basic digital simulation concept 
Once the derivative evaluation of the motor currents are achieved, the VHDL code 
describing the numerical integration of the currents is as follow: 
idss:=idss+idsl *dt,' 
iqss:=iqss+iqsl *dt; 
idrr: = idrr+ idr 1 *dt; 
iqrr:=iqrr+iqrl *dt; 
The simulation run is executed by the integration procedure (INTEG subprogram) call after 
pre-simulation operations. During simulation the integration procedure requires many 
evaluation of state derivatives (depending on the integration algori thm). In the prescribed 
time instants the control is given to the OUTPUT subprogram which suppli es the user with 
simulation results. After the simulation run some post-simulation operations are executed 
(e.g the processing of simulation results). 
The behavioural description of the flux model usmg VHDL code and based on Euler 
numerical integration method for equations 5-35 and 5-36 is as follow : 
AOlillis A 
imr 1 :=(isx-imr )/Tr; 
imr:=imr+imr 1 *dt; 
fluxr:=lm*imr; 
if imr >0.0 then 
wmr:= wrr+(isy/(Tr*imr)); 
end if; 
thetamr:=thetamr+wmr*dt; 
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The analysis and simulation of the control algorithm was achieved usmg behavioural 
VHDL programs. Figure 5.19 to Figure 5.22 illustrate the time response of the rotating 
speed, electromagnetic torque and the stator voltages and currents, when a start from zero 
speed is performed and at no load torque. 
Figure 5.19 - Speed and its reforence 
Torque ve,.~u~ time 
Torque 
Figu.·e 5.20 - Electromagnetic torque versus time 
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1- vd~ - vq~ 
Figure 5.21 - Current versus time 
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Figure 5.22 - Stator voltages versus time 
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Pulses versus Time 
Time (sec) 
Figure 5.24 - Pulses Sa versus time 
Pulses (sb) versus Time 
Time (sec) 
Figure 5. 25 - Pulses Sb versus time 
Pulses (sc) versus Time 
Time (sec) 
Figure 5. 26- Pulses Sc versus time 
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During the transient state, the electromagnetic torque increases to its maximum value and 
once the speed reaches its reference the torque drops to approximately zero . Figure 5.23 
shows the sector number in accordance with Figure 5.16, plotted against time and has the 
sequence 1,2,3,4,5,6. The voltages vderj and V qrej are used in the simulation to calculate the 
angle from which the sector is identified and therefore the correct pulses are applied as 
shown in Figure 5.24 to Figure 5. 26. 
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Figure 5.27 - Motor speed and speed reference versus Time 
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Figu.·e 5. 28 - Torque and Sector versus time 
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Figure 5.27 shows good tracking of the actual speed to the reference speed while Figure 5. 
28 shows the expected torque and sector response. 
The result in Figure 5.29 to Figure 5.31 illustrates the response of the motor model to the 
simulation of a step load. The load torque TI imposed is initially 0 Nm and is then stepped 
to 3 Nm at t=0.015 sec. 
The time/torque graph of Figure 5.29 shows that the motor torque follows the reference 
load torque. When simulation time is equal to 0.15 sec, the load step causes a new transient 
period and after the oscillations have diminished, the torque has reached 3 Nm. From Figure 
5.30 the speed is seen to decrease from 150 rad/sec to almost 140 rad/sec when steady state 
is reached for the second time. This shows that the motor model is capable of tracking and 
following the load torque demand. However, as the supply voltage has been kept constant 
during the simulation time, an increase in the required level of torq ue causes the motor to 
lose speed. This can be seen in Figure 5.30 where the speed/time graph is plotted, again 
proving that the drive model behaves correctly and the response is stable. 
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0 .1 0 .2 
Figure 5.30 - Speedlrime graph TL = 3 Nm, J r = 0.001 Kg. m2 
Figu.ee 5.31 - Speed To rque graph T, 3 Nm, J r .001 Kg.m 
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Immediately following the start of the drive, the torque reaches a maximum of 13 Nm and 
then decays towards zero. From the equation r: = J dWr + Dw + T; and knowing that T L =3 
dt r 
dw 
Nm and setting D =O, then J- = r: -TL . From this it is seen that, when the torque dt 
developed becomes smaller than the load torque then J dw is negative and speed decrease. 
dt 
This is illustrated in Figure 5.31. The torque then increases again and speed recovers in the 
same manner. In the region 140-155 rad/sec, the rotor speed oscillates between under 
synchoronous and super synchronous speed values before stabilising. Each time the torque 
becomes smaller than 3 Nm, J dw is negative and the speed decreases. 
dt 
Figure 5.32 to Figure 5.34 illustrate the response of the motor model to the simulation of a 
load step T L which is equal to 1 Nm at start and then will step up to 3 Nm. 
Figure 5.32 - Torque Time graph T LsI rt - 1 Nm, J r = 0.001 Kg. m 
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Figure 5. 33 - Speed /Time graph Tl = 3 Nm, Jr=O.OOJ Kg.m 2 
, 
Figure 5.34 - SpeedITorque graph T 'S fa r1 = 1 Nm, Jr .001 Kg. m-
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This chapter presented a new approach to the modelling, simulation and controller design 
of a complete induction motor electric drive system. The novel technique uses a hardware 
description language (VHDL) as a unique EDA environment for system modelling, 
evaluation and controller design. Simulation results are presented, proving the validity of 
the model for the vector controlled induction motor system. The next chapter proposes a 
new FPGA based control structure for a.c. drives and develops a novel digital circuit for 
induction motor vector control, employing a single FPGA Sparttan XCS40 from Xilinx, 
Inc. An important aspect in modelling the control system is the representation of the 
machine using the Clark and Park transforms, theta calculation, multiplication, division, 
PID controller and PWM. Their representation in VHDL is described, followed by 
implementation in FPGA. The PWM waveform generator and performance characteristics 
are then demonstrated and the overall strategy is validated by the results obtained. 
91 
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6 
VHDL Design of the Field 
Oriented Controller (FOC) 
The design of the FOC presented in chapter 4 did not take into account the synthesis 
and implementation considerations or the limitations of the target technology. These 
consideration have to be addressed when preparing a design for downloading into 
hardware, usually a PLD, FPGA or ASIC. Using the Xilinx Foundation Series F 1.5 
EDA tool, a VHDL design can be synthesised then implemented for a particular device. 
Before a VHDL design implementation can proceed, all the VHDL functions not 
synthesisable have to be eliminated and replaced with functions that can be translated 
into hardware. A function is considered not to be synthesisable if the synthesis tool can 
not readily convert it into a hardware description. For example functions such as 
mathematical division, multiplication and trigonometric operations are not synthesisable 
using currently available synthesis tools. 
The approach adopted is to break down the digital controller into components where 
each component performs a specific function such as a Clark transform, Park transform, 
multiplication, division, theta calculation, PID controller and PWM. The o\erall block 
diagram of the FOC is illustrated in Figure 6.1 and the realization of the elements is 
described in this chapter. 
------- --_ ... ---
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Figure 6.1 - The overall block diagram of the FOe 
6.1 The 3 Axis - 2 Axis Currents Transformation in VHDL 
The Clark transform uses three phase currents ia , ib and ic to calculate the currents in the 
two phase orthogonal stator reference frame ia and i.8 [66] , [67]. Figure 6.2 hows a 
block diagram which represents the mathematical transformation of a three ph a e 
system into a two phase orthogonal system. 
Considering a particular case with ia superimposed with i{1 and ia + i ll + ic = 0 
Z
• z· and z· can be transformed to ia and i.8 by the mathemat ica l tran formati n 
{/, b c 
described below [68]. 
For a 3 phase balanced load : i ll + i ll + ic = 0 therefore i ll = -(il + i, ) . 
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Figure 6.2 - 3-2 Current transformation 
From Figure 6.2, ia and i fJ can be found as : 
2 
If equations 6-1 and 6-2 are multiplied by 3" then 
Equation 6-1 becomes 
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Equation 6-2 becomes 6-4 
In order to solve equation 6-4, an integer approximation of the 1/.J3 is expressed as : 
1 
.J3 = 0.577 = 0.100100111011 in binary. 
Digital representation in 2 complementary of 0.577 using VHDL can be achieved by 
considering either the l' s or the 0' s. If l' s are considered, then 0.577 can be approximated 
by: 
1 111111 1 
.J3 = 0.577 = 21+ 24 + 27 +28+29"+211+ 212 
:::: 0.5+0.0625+0.00781 +0.0039+0.0019+0.000488+0.000244 
:::: 0.5769 
If O's are considered, then 0.577 can be approximated by: 
1 1 1 1 1 1 
r;:; = 0.577 :::: 1 - ( - 2 + - 3 + -5 + - 6 + ---w ) 
~3 2 2 2 2 2 
::::1 - (0.25+0.125+0.03125+0.015625+0.000976) 
:::: 0.57714 
The second method has been chosen and is represented in VHDL as shown in 
Figure 6.3. 
. 
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x 114 112 
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................... .. ....... .. ~ 
Figure 6.3 - Th e 10 bit circuit rea li~alioll of lh e 3 plla e-2 a ri clin-em cOl/ vert r 
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The ENTITY "Clark transform" declaration is straightforward, simply specifying the input 
signals Cia and ib ) and output signals Cialpha and ibera ) , together with their data types (in 
this case, lO-bit Std_Logic_ Vector). 
Entity clrktransform is 
port ( 
ia,ib: in STD _ LOGIC_ VECTOR (8 downto 0); 
ialpha: out STD _ LOGIC_ VECTOR(9 down to 0 ); 
ibeta: out STD_LOGIC_ VECTOR(9 downto 0) 
); 
End clrktransform; 
However there are a number of ways to describe the required behaviour of the above 
equations in VHDL ( similarly, there are usually many different ways in which an 
algorithm can be expressed in any given programming language). Equation 6-3 is easily 
implemented in VHDL, while equation 6-4 is realised as a purely combinational circuit 
using a single PROCESS statement called Process (ibeta~ar) . The arithmetic operations 
required to implement this method and to achieve the scaling of data values by factors of 2 
and ~ are: Scale a binary value by 2 by shifting the value one bit left (thus discarding the 
most significant bit). Scale a value by ~ , without using multiplication or division, 
requires that the schematic shown in Figure 6.3 is implemented. Part of the Clark transform 
VHDL code is shown below. 
Begin 
ialpha<=(ia(8) & ia) ; 
ibetay ar<=(ib & '0') + ia; 
pro cess (ibeta yar) 
variable rez: std logic vector(21 downto 0); 
- -
begin 
rez := ibeta y ar & zeroes(J 2),· 
rez:= rez - (ibetay ar & zeroes(JO)) ,· 
rez := rez - (ibeta y ar & zeroes(9)); 
rez : = rez - (ibeta y ar & zeroes(7)); 
rez : = rez - (ibetay ar & zeroes(6)) ,· 
rez :- rez - (ibetayar & zeroes(J)); 
rez : = rez - ibe ta ya r,· 
ibeta - rez(2 1 downto 12) ,· 
End proces ; 
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The ADC samples the currents (ia and ib ) and converts them to a nine-bit signed binary 
number. The output of the ADC is used as an input to the Clark transform program written 
in VHDL as shown in Figure 6.4. 
3-Ph PWM 
Inverter 
lf111i 
VHDL 
ADC lQ. ,l a Clark 
Transformation lQ.,l~,lc 
-
'- l~etl1 
Motor ) a,b ,c ==> a, /3 
Figure 6.4 - Block diagram of ADC and Clark transformation 
..... (hex)l! 
IWI.WW'~~ "'" • (nex)l! 
Figu.·e 6.5 - Simulated wa\ eformsfor 3-2 Clark trans/ormation 
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The VHDL description can be simulated to confirm the required behaviour. Figure 6.5 
shows a screen copy of the simulation environment used to test the VHDL code. In order 
to check the result, the last value of Figure 6.5 was taken as an example: 
ia = 96 Hex = 150 Decimal in (Amperes). 
ib = 96 Hex = 150 Decimal in (Amperes). 
. 1 . 
lbeta = J3 * (2 * 150 + 150) = 259 DeCimal 
= 103 hexadecimal. 
The view of the VHDL source code as well as the simulation results gives the engineer 
further debugging capabilities such as the setting of breakpoints in the code, single-stepping 
through the VHDL and examining variables as necessary. 
Once the VHDL code is synthesised and simulated, the next step is to implement the design 
using the implement design window as shown in Figure 6.6. The flow engine windows 
shows a graphical rendition of the stages required to map a netlist into a FPGA (in this case 
the target is Xilinx XC401 OE). 
Figure 6.6 - Flow engine windows (The processing steps for mapping a nellist into FPGA) 
Aounis A 
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A partial layout of the Clark transform synthesised into an FPGA target is shown in Figure 
6.7. This shows the wiring of FPGA cells for the implementation of the Clark transform 
into a Spartan S40PQ208 Xilinx chip . 
Figure 6.7 - FPGA layout ofe lark transform 
6.2 The (a,p) to (d,q) Projection (Park transformation) 
Park transformation is the most important transformation in the FOC. The two phases 
( a , P) frame representation calculated within the Clark transform is fed to a vector rotation 
block where it is rotated through an angle .9 to follow the d , q frame attached to the rotor 
flux. If the d-axis is considered to be aligned with the rotor flux, then Figure 6.8 shows the 
relationship between the two reference frames for the current vector. 
q 
d 
lsa 
Figure 6.8 - Stator current space vector 
The rotation through an angle .9 is done according to the formulae : 
i = i * cos(teta) + ib I * sin(teta) 
sd alpha e a 
i = - i I I * sin(teta) + ibe1a * cos(teta) sq a p 1U 
AounisA 
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Before a VHDL design can be synthesised all VHDL functions which are not synthesisable 
have to be eliminated and replaced with functions that can be translated into hardware. It i 
obvious from equations 6-5 and 6-6 that the Park transformation requires several 
multiplications, additions and subtractions. 
Reset 
.... 
"C 
... 
.... -..•..... ... 
i alpha 0. ; 
i Beta. ... N Q) "C ... . .... ........... isd 0. 
~ (teta) cos ~ C. 
,. M 
... "C ; ... i 
sin (teta) - 0. 
~ .... .... ..... sq 
:::l 
1 "'I" 
Start "C ... ; 
0. 
elk 
CClI nt:W'ClII LJ n it: 
Figure 6.9 - Block diagram of Park transformation 
The VHDL description of Equations 6-5 and 6-6 is represented in Figure 6.9 as a block 
diagram. Figure 6.9 is divided into 8 VHDL components. Each component is depicted with 
its VHDL code file '<filename>' .vhd'. The VHDL structure of the Park transformation 
compnses: 
~ Control unit. 
~ Multiplier. 
~ Registerl, Register2, Register 3 and Register4 . 
~ Adder and Subtract. 
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6.2.1 Control Unit Description 
The interface description of the control unit corresponding to its logical symbol is shown in 
Figure 6.10. 
Readym I'" 
... Readyc Ldl ;; Ldl1 ... 
Ld2 .Ld12 
Clk 
(Ctrll) Ld3 - Ld14 
--... Clk Ld4 ~ Ld15 JIll'" 
Control Unit 
Figure 6.10 - Logical symbol of the Control unit 
Part of the VHDL code for the control unit is shown (the complete code is included in 
Appendix B). The entity declaration contains five input ports and four output ports. 
ENTITY ctr i IS 
PORT( clk,readyc,readycl,readyc2,readyc3 : in std_logic; 
ldl :out std _logic; 
Id2:out std _logic; 
Id3:out std _logic; 
Id4:out std _logic); 
END ctri; 
Within the control unit the interfacing components, multiplier, registers, adders and subtract 
are instantiated and connected to one another. The unit also features two clocking signals 
for synchronising the internal components . Part of the functionality of Ctrll is described by 
an architecture identified as Ctrll_ arch as shown: 
Architecture ctrl _arch of ctrl is 
begin 
process (elk, readyc, readyc l, readyc2, readyc3) 
begin 
********************* 
AounisA 
if (clk='l' and elk'event ) then 
ifreadyc='l'then 
ldl ='l'; 
else 
101 
Id1 <='O" 
end if; 
end process; 
End clr 1_ arch; 
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The process statement has an if statement with a clk = '1 ' AND clk 'EVENT condition that 
encloses all the assignments to the Ctr11 output. This condition becomes true when an event 
occurs on the binary signal clk that causes the value of this signal to become ' 1 '. In other 
words, the condition becomes true when the rising edge of the clk is observed. On this 
edge, if readyc=' l' , Ld1 becomes '1'; otherwise '0 ' will be assigned to Ldl. The 
procedure is also used for Ld2,Ld3 and Ld4. 
6.2.2 The Multiplier 
Figure 6.11 shows the decomposition of the multiplication of operands A and B into a 
series of simpler calculation cycles. Each operation cycle consists of multiplying the 
operand A with the least significant bits ofB and adding the result into a shift register. Both 
the result and operand B are then shifted with the LSB positions to the right. 
The normal procedure for binary multiplication can be described by the following example, 
with A= 0011 and B = 0101 : 
0011 A = Multiplicand 
x 0101 
0011 
0000 
0011 
0000 
= 0001111 
Aounis A 
B = Multiplier 
A 
o 
A shift left by 2 bits 
Final Result 
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The multiplication process effectively becomes a combination of an addition and shift left 
operation. 
Step length Shift Clk 
Control Unit 
Stml 
Figure 6.11 - Block diagram of multiplier stnlcture 
Therefore a VHDL process called Process (a,b.in(yrod) was designed. The multiplication 
result is stored into the signal named INT _PROD that models the multiplier main shift 
register. Part of the multiplier code is given as : 
Entity multiplier is 
Gene ric ( 
port ( 
n: in integer: = J 0; -- The operand length. 
m: in integer :=8; -- The result length. 
step _length:in integer: =l 
); 
a: in std logic vector (n-l downto 0); -- Can be only positive. 
b: in std logi;; vector (m- J downto 0); -- Can be both positwe and negatwe. 
prod: out std- logic_vector (n m-J downto 0); 
elk,start: in std _ logic; 
ready: out sId_logic 
); 
End multiplier; 
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The multiplication process is triggered by the START input signal as illustrated by Figure 
6.12. When this signal is active, the control unit loads operand B into the corresponding 
shift register and initialises the result register with zeroes . The internal signal COUNT is 
loaded with value NSTEPS when the START input signal is activated and is 
simultaneously decreased at each calculation cycle by adding the partial multiplication 
result to the main shift register. If COUNT is larger than 1, then the two registers are 
shifted and a new cycle is initiated, otherwise the calculations are stopped and the READY 
signal is activated. Once the READY signal is activated it will, in tum, activate the control 
unit process which is used to activate the Ld 1, Ld2, Ld3 and Ld4 registers setting to a value 
f ' l' ' 0 ' o or . 
··· · · · · · · .. · .... I ...... ~---...j 
9 ....... .. (hex)110 
7 .. ...... .. (hex)'8 
17 ..... (hex)118 
Figure 6.12 - Simulated waveforms for the multiplier 
VHDL simulation tools provide mechanisms for applying test inputs and observing output 
waveforms. Figure 6.12 shows the simulation result of a netlist architecture of a multiplier. 
In order to check the result the values of Figure 6.12 are taken as an example ( all values 
are in hexadecimal ): 
• A= 10 and 
50 
-
• A=-10=3FO and 
= 13BO 
• A=F 
El 
A ounis A 
and 
B=5 therefore PROD = A * B - 10 * 5 
B=5 therefore PROD = A * B = 3FO * 5 
B=F therefore PROD = A * B = F * F 
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6.2.3 Registers 
Registers are very common components of any digital circuit. Their role is to store strings 
of bits and in some cases to perform very basic operations like shifting or rotating these 
bits. Reg 1 , Reg2, Reg3 and Reg4 in Figure 6.9 are used as a temporary storage for the 
products ialpha * sin(teta) , ibeta * cos(teta) , ialpha * cos(teta) and ibero * sin(teta) . The 
algorithm which represents these registers is achieved with the following VHDL 
statements . 
Entity reg1 IS 
Port( Id11,reset: in std_Iogic; 
in _reg1 : in std _logic _vector(JO down to 0) ; 
out_reg1: out std_logic_vector(JOdownto 0)) ; 
End reg1; 
Architecture reg1_ arch OF reg1 IS 
Begin 
process (ld11 ,reset) 
Begin 
Ifreset = '1' then 
out_reg1 <=(others=> '0') ; -- to intialize registerq and ql to o. 
Elsif (ld 11 = '1 'and ld 11 'event) then 
out_reg1 <= in_reg1 ; 
End if; 
End process; 
END reg1_arch; 
The outputs of Reg 1, Reg2, Reg3 and Reg4 are fed as inputs to the adder and subtracter in 
Figure 6.12. The add and subtract functions are achieved using ' STD _LOGIC_SIGNED' 
packages which are part of the IEEE library. These packages overload the basic arithmetic 
operators and define the corresponding operations for STD _LOGIC_ VECTOR data type as 
shown by the following VHDL code: 
Entity addr IS 
Port (reset.-in std _logic; 
out reg I I ,out_regI 2,out_regI 3,out_regI 4: in sId_logic_vector (1 0 down 10 0) ,· 
ids:out std logic vector(1 I downlo 0) ,· 
iqs:out SId- logiC = vector{l I downto 0)); 
End addr; 
Architecture addr _arch OF addr IS 
Begin 
Aounis A 
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Process (rese t,out _reg 11 ,out_reg 12,out _reg 13,out _reg 14) 
Begin 
lfreset = '1' Then 
ids< =(others => '0'); 
iqs< =(others => '0'); 
Else 
ids < = out_regI2+out_regI3; 
iqs < = -out_regll +out_regI4; 
End if; 
End process; 
End addr _arch; 
The '+' operator always generates a resulting std _logic_vector signal or variable whose 
length equals the maximum length between the two inputs . As inputs out_regll , 
out_reg 1 2, out_reg 1 3 , out_regI4 are 11 bits long, the result would be II bits long as well . 
For the adder to operate correctly and to avoid an overflow it is necessary that the result is 
12 bits long. 
lID .. (hex)lll ~~ 
l10 .. (hex)ll1 ~J 
UJI.U/,",,u , ....... (hex)112 ~~ 
OA 
110 .. (hex)lll ~2 
1. ....... (hex)112 ~~ 
Figu.·e 6.13 - Simulated "ollaveforms for the adder and slIbtractor 
Figure 6.13 shows a simulation run result of the netlist architecture of the adder and the 
subtractor. In order to check the result some values from Figure 6.13 are taken as examples 
( all values are in hexadecimal ): 
A Olin is A 
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5 + 3 - 8 
-2 + A = 8 
Following the synthesis of the gate-level circuit and before implementation, the design may 
be simulated again to verify that the required performance targets have been achieved. As 
an illustration some results are shown in Figure 6.14. 
Figure 6.14 - The over all simulated waveforms for Park transform 
Values were taken as an example to verify the simulation results shown in Figure 6.14 for 
the digital circuit achieving the Park transformation structure in Figure 6.14. Note that QA 
and QB represent sin (theta) and cos (theta) respectivelly. 
If isalpha =5, isbeta = 5F, qa =O and qb =7F 
Then 
OUTRJ 1 = isalpha * sin (theta) =- 5 * 0 0 
OUTR12 = isalpha * cos (theta) - 5 * 7F 27B 
OUTR13 = isbeta * sin (theta) = 5F * 0 0 
OUTR14 = isbeta * cos (theta) 5F * 7F 2F21 - -
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The multiplication results ofOUTRll , OUTR12, OUTRl3 and OUTR14 are divided by 7F 
to get the required digital form of each multiplication. This is equivalent to shifting the 
result by 7 bits to the right and considering only the most significant bits (MSB) of the 
multiplication result. If OUT14 is taken as an example then 
OUT14 = 2F21, can be represented in binary as = 000010111100100001. 
If the MSBs are considered then the result becomes: 00001011110. This binary number is 
equal to 05E in Hexadecimal, which is identified as a square in Figure 6.14. A partial 
layout of the Park transform synthesised to an FPGA target is shown in Figure 6.15. The 
figure shows the wiring of FPGA cells for the implementation of Park transform into a 
Spartan S40PQ208 Xilinx Chip. 
Figu.·e 6.15 - FPGA layout of Park transformation 
Even after the conversion of the behavioural des ign into a format fully supported fo r 
synthesis, there are still other issues to consider, particularly regarding implementation. 
Figure 6.16 shows an extract from the implementation status report of the Park transform 
design, targeted at the the Xilinx S40PQ208 FPGA. 
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Design Summary of park transformation structure of figure K: 
Number of errors: 0 
Number of warnings: 5 
Number of CLBs: 244 out of 400 61 % 
CLB Flip Flops: 188 
4 input LUTs: 383 
3 input LUTs: 32 (12 used as route-throughs) 
Number of bonded lOBs: 82 out of 160 51 % 
lOB Flops: 0 
lOB Latches: 
Number of clock lOB pads: lout of 
Number of primary CLKs: lout of 
Number of secondary CLKs: 3 out of 
Number of RPM macros: 17 
o 
8 12% 
4 25 % 
4 75 % 
Total equivalent gate count for design: 5147 
Additional JT AG gate count for lOBs: 3936 
Writing design file "map.ncd" ... 
Figure 6.16 - Synthesis report for the hierarchy entity: Park transform 
6.3 Current Model 
The current model represents the core module of the field oriented controlled a.c. induction 
motor drive. This module takes as inputs i sd and iSq plus the speed of the motor. The current 
model requires the implementation of the following motor equations in the d,q reference 
frame. 
. dimr . 
z -T --+z 
sd - r dt IIl r 
dimr 1 ( . . ) therefore -- = - Lsd - llllr 
dt Tr . 
Equation 6-8 can be di screti zed as fo llows: 
i = i + K (i - i ) where K = ~ 
IIIr(k+ l ) 111'1. r sdk III r( r Tr 
AOllllis A 
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A VHDL code is written to implement the magnetising current model. The block diagram 
of Figure 6. 17 consists of subtracter, register, multiplication and adder components. The 
entity named mag_curr has three input ports (ids, elk, reset) and one output port imr. 
Entity Mag_ Curr is 
Port (elk,reset: in std_Iogic; 
ids:in std _logic_vector (J] downto 0); 
imr:out std _logic _vector (J ] downto 0)); 
End Mag_ Curr; 
.iJrtrr 
in OU, 
~j 
A 
d Dtr 
d 
:r 
Figure 6. 17- Block diagram of the magnetising current model 
Ports clk and reset are of type std_Iogic and as such they can only take on one of two 
values, either a '0 ' or ' 1 ' . Ports ids and imr are of type std _logic_vector. Std _logic_vector 
is a one dimensional array of bits. The width of the array is determined in the port 
declaration . In the Mag_ curr entity the width of ids and imr is defined as 12 bits . 
Architecture Mag Curr OF Mag_ Curr IS 
{s ignal declaration} 
begin 
process (clk,reset) 
{Variable Declaration which are used as an internal parametelj 
begin 
ifreset=']' then 
( Initializing all variables and Signals 10 zeros) 
elsif (elk=']' and clk'event) then 
(Main VHDL code to calculate the magnetizing cun -ent) 
end process; 
end Mag_ Curr,· 
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The algorithm shows that the process has a sensiti vity li st of two signal elk and re et. If an 
event occurs on either of these two signals the process will be acti vated and the statement 
within it will be executed sequentially. Since both signals in the sensiti vity li st are of type 
std_logic, an event would occur if either one of those signals went from a 'Low' to a 'High' 
or vice versa. Once the process has been activated, the sequential if-then-else statement is 
evaluated and executed. The if statement checks to see that the reset signal is ' 1' . If so, all 
internal variables are set to zero. If the reset signal is not equal to ' 1' the el se clause elsif is 
evaluated and checks to see if elk went from a '0' to '1'. If so, the main VHDL code to 
calculate the magnetising current imr is executed. 
The rotor flux speed can be expressed as : 
6-10 
If the constant 1 -- of the equation above is renamed K{, equation 6-10 can be rewritten 
TJ,uiJ 
as: 
6-11 
where (J) is the electrical nominal rotor flux speed, f) is the rotor flux position , i"lf is the iJ 
L f h' . 
magnetizing current, and Tr = Rr is the rotor time constant. Knowledge 0 t IS constant 1 
r 
critical to the correct functioning of the current model. Figure 6.18 illustrates the step 
required to calculate the rotor flux speed, which will be integrated to get the rotor flu x 
position. 
111 
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~~=;. - . - . - . - . - . - . - . - . ----- . - . - . -
a 
I--~b 
Speed 
Kt; 
0.1.05 
Rotor flux speedfs 
f" ...... ...... ..... ...... ...... ..... ...... ...... ...... ..... ...... ...... ..... . ..... ...... ..... . 
A 
d 
d 
e 
r 
.. ~. K 
<. Tei;.;t-.z..nc 2.55 
A 
d 
d 
e 
:r 
Rotor flux position (teta) 
Figure 6.18 - Block diagram of digital presentation of rotor flux speed and rotor flu.x: 
position 
Once the rotor flux speed f s has been calculated, the necessary rotor flux position 
theta_command (f) ) is computed by the integration formula: 
f)K +1 = f)K + OJbfsT 6-12 
As the rotor flux position range is ( 0 to 2n), 12 bit std_Iogic_vector values have been used 
to achieve good resolution. Figure 6.19 demonstrates the relationship between the flux 
position and its numerical representation: 
4096 
o 
2JT" 
Te ta conunand 
Figure 6.19 - Link between rolor flux po irian alld ir numerical rep resell ra rioll 
AOll1l;S A 
11 _ 
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In equation 6-12 let w b l s T be called 9-ine . This variable is the angle variation within one 
sample period. At nominal operation (in other words when Is =1 , and the mechanical speed 
is equal to the nominal speed of the motor) 9-ine is thus equal to : 
where T is the sampling time. If T = 100 Ils then 
9- =2*1r* I' */ *T me J n s = 2* 1r*50*1 *100 *10e-6 = 0.031415 rad. 
In one mechanical revolution performed at nominal speed there are 
6-13 
21r --- ~ 200 
0.031415 
increments of the rotor flux position. Let K be defined as the constant that converts the ( 0 
to 21r) range into the ( 0 , 4096 ) range. K is calculated as follows: 
K = 4096 = 20.48 
200 
With the help of this constant, the rotor flux position computation and its formatting 
becomes 
6-14 
The theta_command (9-) variable is thus represented in VHDL as a 12 bit std _logic_vector. 
This position is used in the transformation modules as the entry point in the sin look_up 
table. 
A VHDL code is written to implement the block diagram illustrated in Figure 6.18, which 
represents the digital circuit calculating the rotor flux speed and the rotor flux position 
defined by equations 6-11 and 6-14. To implement equation 6-11 , which calculates the 
rotor flux speed Is using VHDL a division operation is required. This is behaviorally 
achieved with the following VHDL statements : 
PROCESS(next _step) 
variable wrr,Tr, isq,wmr :rea/: =O.O; 
imr imrl isd :rea/:=O.O; , , 
begin 
imr 1: = (isd-imr)/Tr; 
imr:=imr+imrl *dt; 
t(imr 0.0 then 
wmr:= wrr -i (isq (Tr*il111)) ; 
End process " 
A (}unis A 1 1 
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The division operator 'j' is not supported by present synthesis tools in Xilinx Foundation 
1.5 [69]. Therefore, in order to implement this calculation in hardware, it is necessary to 
design a digital divider at structural level. 
6.4 The Divider 
Equation 6-11 shows that the current model process reqUIres a division operation . The 
division is a repeated process of compare, right shift and subtract operation. Subtraction is 
usually carried out using 2's complement representation. The assumption is made that the 
dividend X is n bits long, the divisor Y is m bits long, Xm denotes the m most significant 
bits of X, m ~ n. The division process starts by comparing Y with Xm. 
If Y>Xm, then, compare Y with Xm+l until Xm+i ~ Y . At this point, ' 1' should be entered 
as the most significant bit (msb) of the quotient Q. Y is then right shifted i places and 
subtracted from Xm+i. The m+i+ 1 msb of X is appended to the partial remjnder. If the 
partial remainder is greater than Y, the next msb of Q is 1, and Y is shifted right one place 
and subtracted from the partial remainder. Otherwise, the process outlined is repeated, with 
0' s placed into the appropriate bits of Q. This process continues until all n bits of X have 
been exhausted, at which point the last remainder will be obtained. The sign of the quotient 
is determjned from the signs of the dividend and divisor. If they are the same, the quotient 
is positive; otherwise, the quotient is negative [70]. 
To illustrate the division process, consider the following example. The signs of the numbers 
in this example are assumed to be the same and have been omjtted. 
+ Compare five (msb) of X with Y 
X<Y. 
+Compare Six bits of X : X > Y; 
shift right Y and subtract ; 
enter msb of Q = 1. 
+ Parti al remainder> Y; 
AOllllis A 
Dividend Divisor Quotient 
X Y Q 
o 11 0 11 0 11 0 j 1 000 1 = 1 1 00 1 
01101 
011011 
- 10001 
01010 
010100 
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shift right Y and subtract; 
enter 1 in Q. 
• Partial remainder < Y; 
shift right; enter 0 in Q. 
• Partial remainder < Y; 
shift right; enter 0 in Q 
• Partial remainder> Y; 
shift right Y and subtract; 
enter 1 in Q. 
- 10001 
00011 
000111 
001111 
011110 
- 10001 
01101 (last remainder ). 
Note that if the partial remainder is greater than Y then enter 1 in the quotient otherwise 
enter O. 
In the behavioural design, variables isq, Tr and imr are declared as type REAL, which has 
no meaning in hardware design. All variables and signals should be given a well defined 
range such as an "integer range 0 to 512" or a "std _logic _ vectoi' type. In order to design 
the divider, the entity named dividera has been created, which consists of four input ports ( 
elk, reset, A, B and one output port (Div) : 
Entity dividera is 
Generic( n: in integer: = 13 
m: in integer: =12); 
Port ( eLK: in std _logic; 
Reset: in std logic; 
A: in std _logic _ vector(n-2 downto 0); 
B: in std logic vector(m-l downto 0) ; 
- -
ready: out std_logic,' 
Div: out std _logic _vector(m-l downto 0)) ,' 
End dividera ,' 
The code is written to implement the above algorithm for a 12 bit dividend (A ) and a 12 
bit divisor (B) . The entire operation is carried out in a VHDL process . In order to a oid 
division by zero the following statement is included inside the Process : 
A (lunis A 1 1 
Process (Clk,Reset) 
begin 
if B = '0 ' then 
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-- Avoid division by zero: assign Div=O 
Div<=(others => '0'); 
End if; 
End process; 
The Process does not become active until one of the signals (clk or Reset) in its sensitivity 
list changes value. A Generic statement is used within the entity declaration, which has a 
constant value and can therefore be substituted into the associated design unit. The use of a 
Generic in this format makes the entity Dividera to be adopted by any number of bits. 
Figure 6.20 illustrates the input stimuli applied to the divider and the corresponding 
outputs . 
I
SUS IIOUS 1  Sus IZOUS IZSU5 130U5 13SU5 ~OU5 14 Sus IS ~ 
Illdlili 111111111 111111111 111111111 111111111 111111111 111111111 11111111,1111111111 111111111 II II 
Figure 6.20 - Simulated waveform of the divider 
6.5 Generation of Sine and Cosine Values 
The sinewave generation process requires a look-up table Appendix F to store infonnation 
about the shape of the output wavefonns. The look_up table contains the samples of the 
sinwaves to be generated and the table is read in sequence. As a compromise between the 
position accuracy and the used memory minimisation, this table contains 28=256 words to 
represent the ( 0 , 2 7r) range. In order to have the cosine value, 256/4 = 40h must be added 
to the sine index. Part of the VHDL code to address the sine look up table is given below 
(the complete code is included in Appendix B ). 
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Entity sin_rom IS 
Port( elk, reset, enable : in std_logic; 
A : in std_logic _vector(9 downto 0); 
Sin: out std_logic _vector(7 downto 0),' 
Cos: out std_logic _vector(7 down to 0)); 
End sin_rom; 
Begin 
Process (A,B, .. .) 
Begin 
B< A +co; -- Where co = 512 / 4 = 80h 
Sin <= VI (conv _integer(A)); 
Cos < = VI (conv _integer(b)); 
End Process; 
End; 
The Entity sin _rom is a look up table Appendix F. It has one 9 bits input bus A and two 8 
bits output buses, sine and cosine. The input bus comes from the current model entity and it 
is used as an index to access the look up table. The VHDL model of the look up table 
contains only one process that associates each address value with a set of 8 bits in vector 
VI. The std _logic _vector input A is transformed into an integer using conv _integer 
function . This integer is used as an index for the vector VI. Figure 6.21 shows the 
simulated waveform for the sin _rom . It can be seen that the code is working correctly, as 
the output (sine and cosine) do change as soon as the input index (A) changes. 
7 . . . (hex)18 
17 .. (hex)18 00 
ABLE .. .... 1 t----t 
. .. . .. . 0 
Figure 6.21- Simulated waveforms of the sin rom 
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6.6 Overall Simulation of the Current Model 
Figure 6.22 shows the waveforms of all the signals in the current model. It can be noticed 
that there is an event on signal START at approximately 20 IlS changing its value from ' 1' 
to ' 0 ' . This causes ids, iqs and the magnetising current imr to be executed and new values to 
be scheduled on these signals. Once a new value is obtained for the magnetising current, an 
event on signal STARTC from ' 1' to ' 0 ', occurs. This causes Div, QA and QB to be 
executed and new values to be also scheduled on these signals . QA and QB represent 
sin _theta and cos _ theta respectively. 
IAlPB9 . .. ... (hex)110 
IBET49 .. . ... (hex)110 
1R~F.F.f)' O. . . . . (hex) 111 
7 .. . .... (hex)118 
I0517 ....... (hex)118 
INR17 . . . . ... (hex)118 
m .... . ... ...... . 
V17 . . . . ... (hex)118 
me ...... .. ... .. . 
7 ... .. . . .. . (heK )IS 
......... . (heK)IS 
Figure 6.22 - Simulated waveforms of the current model 
Some values were taken as examples to verify the simulation results shown in Figure 6.22 
for the digital circuit presenting the current model structure. These results are based on 
equations 6-5, 6-6 and 6-9. When 
cos theta (QB) = 7F then 
Ids - A * 7F + 50 * 0 
Iqs - -A * 0 + 50 * 7F 
Imr = imr + 0.25 (ids - imr ) 
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ialph = A , ibeta=50 sin _theta (QA) = 0 and 
= 4F6 
= 27BO 
I 18 
Imr = 0 + 0.25 (4F6 - 0) 
Ids = F * 7E + 70 * C 
lqs --F * C + 70 * 7E 
Imr - lmr + 0.25 (ids - imr) 
Imr = 13D + 0.25 (CA2 - 13D ) 
Ids - 12 * 7B + 85 * IF 
Iqs = -12 * IF + 85 * 7B 
lmr - Imr + 0.25 ( ids - imr ) 
Imr = 416 + 0.25 ( 18Cl - 416 ) 
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= 13D 
= CA2 
= 366C 
= 416 
= 18Cl 
= 3DB9 
= 940 
The underlined results can also be seen in the waveform viewer window in Figure 6.22. 
This shows that the digital circuit of the current model is working correctly. 
6.7 PI Controllers 
PI controllers are universally known because of their flexibility combined with relatively 
easy tuning. This brief introduction describes the conversion from the continuous to the 
discrete time domain, essential for implementation on a digital processor. The vector 
control algorithm includes four Proportional Integral (PI) controllers to control speed, flux , 
iq,I' ( torque producing current ), and i ds ( flux producing current ). 
The control law is given by the equation 
1 I 
U = Kp.e + K1. - f e.dt 
T o 
Where 
e is the error signal. 
u is the control signal and 
6-15 
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Differentiating equation 6-15 gives 
du de 
-=Kp.-+K1.e 
dt dt 6-16 
The discrete time difference equations which implement the PI controller are: 
I(k)=I(k-l)+ki .e(K) 
U(k) = kp .e (K) + I (k) 
Where 
kI = integral constant 
I (k) = integral of error. 
I(k-l) = previous integral of error. 
e (K) = error. 
Kp - proportional constant -
U(k) = controller output. 
6-17 
6-18 
The discrete time PI controller is shown in block diagram in Figure 6.23. 
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Figure 6.23 - Discrete time PI controller 
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The transition from the continuous to the discrete time domain entails that the integral 
operation is approximated by a discrete summation. There are several methods for 
replacing the integral. Two of them are discussed here. 
6.7.1 Zero Order Hold (ZOH) 
In this approach, the signal is sampled at the instant K and held constant until the next 
sampling instant K+ 1. Figure 6.24 illustrates this. 
Iet) 
K K+ 1 t 
Figure 6.24 - Integral with ZOH approximation 
This integral operation is approximated by accumulating the rectangular areas. Denoting 
the sum at instant K with I K , the signal at instant K with IK and the sample time with 
Tsample, the" integration" is achieved by: 
I K+l = I K +1 K .TsaIllP'e 6-19 
the same equation may be expressed in the z-domain by: 
z. I ( z ) = I ( z ) + I ( z ).TsaIllPle 6-20 
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6.7.2 First Order Hold (FOH) 
A slightly improved approach is shown in Figure 6.25 . 
I(t) 
K K+l 
Figure 6.25 - Integral with FOH approximation 
The integral operation is approximated by accumulating the trapezoidal areas. Denoting the 
sum at instant K with L k , the signal at instant K with IK and the sample time with Tsample. 
the "integration" is achieved by: 
6-21 
Where the last term is derived from the known formula for the area of a trapezoid. 
Following a similar procedure as in the previous section , this may be expressed in the z-
domain by: 
6-22 
In discrete time system, Equation 6-16 can be written as: 
U (kT) - u(kT -T) = Kp . { e(kT) - e(kT - T)} + KI .e(kT) 
6-23 
where 
~u is the change in u over one sampling peri od and 
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~e is the change in e over one sampling period. 
6.7.3 PI Regulators 
The i .I'd and i sq components of equations 6-5 and 6-6 are compared to the references I sdre! ( 
the flux reference ) and i sqre! ( the torque component ). The torque command i sqre! 
corresponds to the output of the speed regulator. The flux command i
sdre! is the output of 
the flux controller illustrated in Figure 6.29. The current regulator outputs are v
sdre! and 
V sqre! and they are applied to the inverse Park transformation. The outputs of this projection 
are v w re! and v I'{Jre! ' the components of the stator voltage vector in the a, f3 orthogonal 
reference frame. These are the inputs of the space vector PWM. The outputs of thi s block 
are the signals that drive the inverter. 
According to [71], the limiting point is that during normal operation or during the tests, 
large reference value variations or large disturbances may occur, resulting in saturation and 
overflow of the regulator variables and output. If they are not controlled, this kind of non 
linearity damages the dynamic performance of the system. To solve this problem, a solution 
is to put a correct the integral component as shown in Figure 6.26. The simulation result is 
given in Figure 6.28. 
Ref + e 
Z-l 
Actual 
K · 2 
Uk-Out Uk 
Limiter 
Figure 6.26 - Num erical PI regulator with correction of th e integ ral term 
In ord r to verify the numerica l PI regul ator with correcti on a mall program i ' \ ritt n t 
simulate the dig ital control y tem \ ith the continuou ~ pro e and th di s r te PI 
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controller as illustrated by Figure 6.27. The PI term correction algorithm in a high level 
language is given below: 
e = Ref - Actual 
Uk = Xi + Kpi * e 
Ullout = Uk 
If Uk> U max THEN U /(Out = U max 
If Uk < U min THEN U "out = U min 
El = Uk - Ullout 
with Dmaxand Dmin refer to the limitations of the output variable . 
1.2 
1 
0 .8 
0.6 
0.4 
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II ...... . ....... . . . .... . ........ _ ...... _ . ..... . .0 ........... . .. . . . . . ... .. . u . .. . . .... .... ... ... ... ......... _ •• .: 
Figure 6.27 - The block diagram of the digital control system 
- PLANT OUTPUT CONTROLLER I 
Figure 6.28 - Simulated results with a correction of the integral component 
Equation 6-23 consists of a sequence of multiply and accumulate operations that are idea lly 
suited for implementation in FPGA or DSP . 
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The PI controller is designed and modelled in an EDA environment using VHDL. The 
model is broken down into four controllers, each performing a specific function. These are: 
speed controller, fl ux controller, current producing flux controller and current producing 
torque controller, as illustrated in Figure 6.29 . The result is that the design of each 
controller can be modified or simply combined with another one to form a complete 
system. 
The VHDL design of the controller is configured with the entity name PI controller. It is 
designed as a synchronous circuit with nine input signals including elk and Reset. Four 
output signals provide simulated information on the current and voltage references. Figure 
6.29 shows a diagram of the controller structure. 
II- ...... 
..... 
-- Speed isqreJ1 ~slFef r----~ -- Qmentlq .. ... ... r--II'" 
controller ....- controller II'" r----tJ -- ~ ~ -- r----~ -- r---- tJ -- r---- ~ --
-- isdreJ1 Qmentld ~sdref tJ 
.. 
Flux 
... .... ~ 
II'" controller ,... controller ....-
eLK [> --.. .... 
RESET II'" 
.. 17le controller 
Figure 6.29 - The controller structure 
A YHDL code is written to implement the controller structure . The complete li sting of the 
code is included in Appendix ( B ). The entity named PI contro ller has nine input port ( 
elk, reset, readys, speed, refspeed, isq, isd, imref, imr) and fo ur output port (isdref i qref, 
vdref, vqrej) . 
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Entity PI _regulator IS 
port (clk,reset,readys: in std_Iogic; 
speed.·in std _logic _vector (J 1 downto 0) ; 
isq:in std _logic_vector (J 1 downto 0); 
isd:in std _logic_vector (J 1 downto 0); 
im:in std _logic _vector (J 1 downto 0); 
imref'in std _logic_vector (J 1 downto 0); 
refspeed:in std_Iogic_vector (J 1 downto 0); 
isdrefout std _logic_vector (J 1 downto 0); 
vsdrefout std_Iogic _vector (J 1 downto 0); 
isqrefout std_Iogic _vector (J 1 down to 0); 
vsqrefout std_Iogic _vector (J 1 downto 0)) ,' 
End PI_regulator; 
Architecture behavioral OF PI_regulator IS 
{ ... .. .. Constant declaration ....... .. ...... .} 
Begin 
Process (clk,reset,speed,isq,isd,im,imrej,rejspeed) 
{. ... .. . Variable Declaration ... ... . } ; 
{. .. .. .. .. ... Speed Controller ... ..... .. .. .}; 
{. .. .. . ... ... Flux Controller ... ... ... ... .. .} ; 
{. .. ... ... Currentld Controller ... ... ... .. .} " 
{. .. .. . ... Currentlq Controller ... .. ... . . .} " 
End Process; 
End behavioral; 
A senes of computer simulations were conducted on the PI _controller to analyse its 
performance before proceeding to hardware implementation. Simulated waveforms of the 
PI_controller operation are shown in Figure 6.30. 
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Figure 6.30 - Simulated waveform for PI controller 
6.8 PWM Waveform Generator 
Due to the rapid progress in motor control and microelectronics technologies, the 
development of universal a.c. drives has become a major trend. Although most a.c. drives 
in use today adopt microprocessor based digital control strategy, implementation of current 
control loop and PWM control are still tied to analogue control circuitry as shown in Figure 
6.31 . 
This kind of control scheme posses the advantage of dynamic response, but suffers the 
disadvantages of complex circuitry, limited functions, and difficulty in circuit modification. 
The rapid development in high performance low cost digital signal processor (DSP' s) has 
encouraged research on digital PWM control and digital current control for a.c. drives [72 , 
73 , 74]. 
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Figure 6. 31- PWM control structure of digital a. c. drives - analogue 
Figure 6.32 illustrates a typical control architecture of a DSP based a.c. drive. Thi s contro l 
scheme has the advantages of simple circuitry, software control, and fl exibility in 
adaptation to various applications. However, generating PWM gating signals and 
implementing the current control loops require a high sampling rate to achieve a wide 
bandwidth performance. Therefore, a large amount of DSP computation resources must be 
devoted to generating the PWM signals and executing the motor current algorithms [75]. 
1-
DSP • -r~' ~ 0 . .. 
.. 1-
I 
Figure 6.32 - DSP based digital control 
Recent developments in the fie ld of microelectronics have enabled complex switching 
strategies for transistori sed inverters to be implemented by means of ASIC technology. 
Employing FPGA to reali ze PWM strategies provides advantages such as rap id 
prototyping, simple hardware and software des ign, hi gher witching frequency , and 
re lieving the computation load of mi croprocessors. The novel d igita l circui t rea li zati n 
scheme developed for the PWM contro l IC empl oy ing a singl FPG Spartan XC 40 froIll 
Xilinx, Inc. 
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The designed PWM IC may serve either for a.c. motor dri ves or three phase a.c. voltage 
regulation systems. It can be incorporated as part of the digital current loop for a.c. motor 
drives. The structure of the PWM waveform generator circuit adopted is illustrated in 
Figure 6.33. 
Clk Triangle waveform 
Clkr generator 
MDxIMi.lI Reversible up down counter 
Calcul Vrefl 
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Vrej2 Vrej2 
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.. Vref3 
Vref3 
",,0-[1 I I I I I I I I r--cr " .. , 
Figure 6.33 - PWM waveform generator 
The PWM generator operation is controlled by means of elk and elkr signals alongside the 
values supplied through the maximum and minimum values external bus. The maximum 
count values determine the amplitude of the triangular carrier generated by the reversible 
up-down counter, as illustrated in Figure 6.34 and Figure 6.35. The counter generates 
success ive numbers between min count and max count in increasing and decreas ing order, 
thereby producing the digital equivalent of the triangular carrier signal used by analogue 
PWM generators. Consequently the period of the digital canier will be proportional to it 
amplitude as it can be seen from Figure 6.34 and Figure 6.35 . 
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Figure 6.34- Simulated triangular waveform at a maximum amplitude of 500 
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Figure 6.35 - Simulated triangular waveform at a maximum amplitude of 1 000 
The output signal is generated by a digital comparator supplied with the samples of the 
sinusoidal carrier and the values of the triangular carrier. The sine wave samples are 
derived from the inverse Park transformation . The VHDL model considers the PWM 
generator to be a single entity containing two processes. The sequence given is part of the 
complete VHDL model. It describes the operational logic of the Triangle process unit, 
which has several tasks to perform inside the circuit. As long as the reset signal is high and 
direction signal is low, both up-down counters are halted . When a transition occurs and the 
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reset signal is low, the Triangle process starts working and out signalJ, ouf signal2 and 
- -
out_signa13 is generated as shown in Figure 6.36. 
Traingl :Process (clk,reset, vrefa, vrejb, vrefc) 
variable direction :std _logic; 
begin 
ifreset='1' then 
Triangl<="00000000000001 "; 
direc lion : = '1 '; 
elsif(clk'eventand clk='1') then 
if direction = '1' then 
ifTriangl<max then 
Triangl< = Triangl+ 1; 
else 
Triangl< = Triangl-1 ; 
direclion: ='O'; 
end if; 
else 
if Triangl> min then 
Triangl< = Triangl-1; 
else 
Triangl<=Triangl+ 1; 
direction: ='l '; 
end if; 
end if; 
ifvrefa< Triangl then -- vrl coresponds to either va or vb or vc 
out_signala1 < ='0'; 
else 
out_signala1 <= '1 '; 
end if; 
ifvrejb< Triangl then - vr2 coresponds to either va orvb orvc 
end if; 
AounisA 
out_ signala2< ='0'; 
else 
out_ signala2< ='1 ',. 
end if; 
if vrejc< Triangl then -- vr3 coresponds to either va or vb or vc 
out _ signala3 < ='0'; 
else 
out_signala3<='1 ',. 
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Figure 6.36- Simulated waveform for PWM 
The second process is to generate the correct signal to control the transistors in the PWM 
inverter. The out_signals defining the desired output voltage of the PWM inverter are 
transfonned into six logic signals . Each amplified and applied to one power transistor. The 
edges of these signals are shifted by 4.9 J-lS so that short circuits are avoided between 
transistors on the same inverter phase (Tl and T2) as illustrated in Figure 6.36. Figure 6.37 
to Figure 6.39 show a simulated wavefonn for only two transistors, clearly indicating the 
delay time between the two signals. 
Figure 6.37 - Simufated waveform for two transistors PWM 
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Figure 6.38 - Simulated waveform shows the delay time 
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Figure 6.39 - Simulated waveform showing the delay time 
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6.9 The OveralJ Simulation of the ControlJer 
All the components in Figure 6.1 can be tested at the same time using the testbench 
illustrated in Figure 6.40. For this task, a VHDL test component, testbench, is created to 
simulate the overall control environment. The VHDL design of the testbench model is 
configured with the entity name testbench . 
ENTITY testbench IS 
PORT (elk.· in std logic; 
signal startt:out std_Iogic; 
signal ia,ib:out STD _LOGIC_VECTOR (7 downto 0) 
END testbench; 
The entity is designed with one input signal clk. Three output signals provide simulated 
information on the phase current of the motor (ia and h). These two currents are used as 
inputs to Figure 6.1. Whenever Startt is equal to the value of ' l ' a new value is assigned to 
ia and has illustrated in Figure 6.41. 
ClII 
~St~1'tt~ Simuli Figure 6.1 .. i'-~.a --... 
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Generation ::. 
'r--zb 
--
T mbslu;1I. 
Figure 6.40 - Model of a VHDL testbench 
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The VHDL code automatically updates the values of the currents approximately every 
100/-ls. This can be achieved in YHDL using a counter, represented by the following 
statement: 
Signal counter: integer range Minmumvalue to Maxmvalue,' 
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The associated architecture contains a single process that produces the data corresponding 
to the actual reading of the counter using a predefined constant of 26 std _logic_vector 
elements given in: 
Archtecture testbench5 arch OF testbench5 IS 
signal counter: integer range 0 to 13000; 
signal counter1: integer range 0 to 1000; 
constant sl :STD _LOGIC_ VECTOR (7 downto 0):="00000000"; 
constant s2:STD _LOGIC_ VECTOR (7 downto 0): ="00010100"; 
constant s13:STD _LOGIC_VECTOR (7 downto 0):="00000000"; 
********* ************ 
constant c1 :STD _LOGIC_ VECTOR (7 downto 0):="00111100"; 
constant c2:STD ___ LOGIC ___ VECTOR (7 downto 0): ="00101000"; 
constant c13:STD ___ LOGIC ___ VECTOR (7 downto 0):="00111100"; 
Since the algorithm is sequential, the entire operation is carried out in a VHDL Process_ 
process (elk,counter) 
begin 
tf elk 'event and elk= '1' then 
counter < =counter+ 1; 
end if; 
if counter <100 and counter > =0 then 
ia<=sl -, 
ib<=cl; 
elsif counter <1300 and counter > 1200 then 
ia<=sI3 -, 
ib<=cI3-, 
elsif counter 1300 then 
counter<=O; 
end if; 
end process; 
The complete listing of the VHDL code is included in Appendix C. 
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The overall simulation of the induction motor controller is illustrated in Figure 6.41 , where 
ia, h, imref and ref_speed are used as inputs and the switching patterns of the 6 power 
transistors Ti , T2, T3, T4, T5 and T6 are the outputs of the FOC. 
IA7 .. . .. .. . (~)18 i[8~~~~~~~~~~~~~~~~~~~~~~~~~~1 IS7 .. . . . .. . (hez)18 7 ....... . (hez)18 
.... .. . . (hex)18 
Figure 6.41 - Overall simulation of the induction motor controller 
This chapter presented a new FPGA based control structure for a.c. drives and the 
development of a novel digital circuit realization scheme for induction motor vector 
control, employing a single FPGA Sparttan XCS40 from Xilinx, Inc. An important aspect 
in modelling the control system is the representation of the machine using the Clark and 
Park transforms, theta calculation, multiplication, division, PID controller and PWM 
generation. Their design in VHDL is fully described. The PWM waveform generator and 
performance characteristics are then demonstrated and the overall strategy is validated by 
simulation. 
The main achievement of this original design solution consists of the universal 
compatibility of the YHDL designs (code) with respect to different EDA platforms, 
reusability of the YHDL code, compact and fast FPGA solution for implementation and 
high accuracy and speed of response of the controller. 
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In addition, the universal applicability of these control blocks to a wide range of vector 
control drives is an important asset. The experimental work presented in the next chapter 
seeks to validate the simulation results and therefore the controller design. 
AOllllis A 1 7 
Chapter 
7 
Experimental tests 
The overall objective of this chapter is to present the implementation and testing of the 
reusable modules for 1M vector control. The first part includes experimental results relating 
to the performance of separate modules used for vector control. The second part shows the 
results related to the implementation of all the modules as one component on the FPGA, to 
illustrate the overall performance of the vector control system. 
7.1 Hardware Design Process 
Using the Xilinx Foundation F1.5 EDA tool [71] , a VHDL design can be synthesised and 
then implemented into a particular device. Figure 7.1 shows a simplified block di agram of 
the process. In the synthesis stage, the VHDL code is converted into a netli st, which is a 
format that contains the hardware description of the design. The implementation is the 
process of converting the netli st into a bitstream file . The information in the bit tream file i 
used to configure the target FPGA. During the implementati on proce , the target 
technology and other hardware des ign spec ifi cations, uch a pin locat ion , ha be 
confirmed . For troubleshooting and analysi purpo e, Xilinx Foundati n al generat a 
status report at ach stage of the proce s. 
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Figure 7.1 - Simplified block diagram of hardware design process 
7.2 General Implementation Issues 
The target technology for this design is the Spartan XCS401XL, a part belonging to the 
Xilinx Spartan XCS**IXL series of FPGAs. These devices are fully reconfigurable and can 
be reprogrammed an unlimited number of times . The Spartan series is a famil y of high 
performance 3.3V or 5.0V devices based on SRAM technology. The features of this series 
are : 
AounisA 1 9 
Chapter 7- Experimental Tests 
• System performance beyond 80 MHz. 
• Density up to 1862 logic cells or 40000 system gates. 
• U nlimi ted pro grarnmabili ty . 
• 3.3 V supply for low power with 5V tolerant IIOs. 
• 12 rnA or 24 rnA output drive. 
Table 7.1 shows other features of some of the devices in the family. 
Device Logic Max sys Gate range CLB CLB's NoOF Max Cells tern gate Matrix FlipF user 's 110 
XCS05 & 238 5,000 2000-5000 10*10 100 360 77 
XCS05XL 
XCSI0 & 466 10000 3000-10000 14*14 196 616 112 
XCS10XL 
XCS20 & 950 20000 7000-20000 20*20 400 1120 160 
XCS20XL 
XCS30 & 1369 30000 10000-30000 24*24 576 1536 192 
XCS30XL 
XCS40 & 1862 40000 13000-40000 28*28 784 2016 224 
XCS40XL 
Table 7.1 - Features of Spartan and SpartanXL devices 
The design of the Vector Control Modules presented in previous chapters did not take into 
account the limitation of the target technology. These considerations have to be addressed 
when preparing a design for downloading into hardware FPGA or ASIC. In the pr ent 
project, the des ign is prepared for implementation into Spartan XCS40PQ208 FPGA . Thi 
dev ice has a total of 784 CLBs and an equi valent gate cou nt of up to 40,000. 
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Figure 7.2 shows the hierarchy of individual subcomponents (subdesign entities) for the 
FOC, brought together in one higher level component (design entity). 
This structure of the controller was developed following a hierarchical design and 
partitioning technique and relates to the implementation process required to convert the 
netlist into a format that can be downloaded into the target technology. 
7.3 FPGA Implementation and Testing of the Vector Control 
System 
When designing and modelling digital systems in VHDL, the design is partitioned into 
natural abstract blocks, known as components. Each component is the instantiation of a 
design entity, which is normally modelled in a separate system file for easy management 
and individual compilation by simulation or synthesis tools. The total system is then 
modelled using a hierarchy of components, known as "design hierarchy". 
Each element of the Vector Control Modules is designed and carefully optimised for 
synthesis. Seven VHDL components are identified: 
Clark_transform, Park_transform, Current_model, PI_controller, Control_unit, Inverse 
Park_transform and PWM generation. 
Each component consists of several subcomponents, which make up the core of the vector 
control algorithm. Figure 7.2 illustrates how these components relate to each other to form 
the complete control system. 
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Figure 7.2 - VHDL Hierarchy 
7.3.1 The Implementation of the Clark Transform 
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The Spartan XCS40 FPGA is avai lable in several packages and the one used for this design 
is the PQ208 package, which has 224 IJO pins in total. Using the Xilinx Foundation 
Implementation tools, the design of the Clark transform component is compiled into a 
bitstream file. During the generation of the bit stream, the inputs and the outputs of the 
design are mapped to the physical IJO pins of the FPGA. The allocation of pin numbers can 
be either performed automatically by the implementation tools or explicitly specified by the 
user. In this design, all the input and output terminal are ass igned to the phy ical VO pin 
of the XCS40PQ208. The HDL editor was used to edi t the Clark tran form .ucf u er-
constraint file. Figure 7.3 show the symbol of the Park tran form component indicating the 
inputs/outputs of the module. 
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The Clark transform was first simulated, as illustrated by Figure 7.4 and Figure 7.6, then 
the results were compared with the practical ones, obtained after FPGA downloading and 
hardware testing, as shown by Figure 7 .S and Figure 7.7. The VHDL testbench in section 
6.9 automatically updates the values of the currents ia and ib approximately every 1 OOj.1S . 
... ia[n} ialpha [n+ I} ... .... po 
... ib[n} ibeta {n+I} ~ .. ... 
IClark transfonn lei 
Figure 7.3 - Symbol of the Clark transform component 
................................................................................................. 
........... ........ ........ ...... ...... ...... ... ..... ...... ..... ........... ...... ...... .... .... . 
........... ..... ........... ..... .... ................. ..... .......... ... .... ........... ....... ... . 
... ....... ......... ... ....... ...... ..... ... ....... ..... ..... .... ...... ...... ...... ........ .. ... . 
Figure 7.4 - I-beta simulated wavef orm of Clark transform 
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Figure 7.5 - i-be fa implemented waveform for Clark transform 
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Figure 7.6 - ;-alpha simulated waveform o.f Clark transform 
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Figure 7.7 - i-alpha implemented waveformfor Clark transform 
Only the first four bits of i-alpha and i-beta are plotted, to be used for the comparison 
between the implemented designs and the simulated ones . It can be seen from the practical 
tests that the implemented values of i-alpha and i-beta for the first four LSBs has similar 
waveforms to the simulated values. 
7.3.2 The Implementation of the Park Transform 
Each element of the Park transform is designed and carefully optimised for synthesis . Eight 
subcomponents (multiplier, reg 1, reg2, reg3 , reg4, adder, subtracter and controll) make up 
the core of the Park transform, as illustrated in Figure 7.2. Figure 7.8 shows the symbol of 
the Park transform component, indicating the inputs/outputs of the module. 
- iaIpha{nj . 
ids {n+lj ... 
--
... ibeta{nj I -
- teta{nj iqs {n+lj ... I - --
(park tnmsfonn Iq 
Figure 7.8 - Symbol of the component Park transform 
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The nature of the component connection and the functionality of the process are described 
in chapter 6 section 2. In this design, all the input and output pins are specified manually by 
assigning the appropriate pin numbers to the input and output of the Spartan XCS40PQ208. 
Before compiling the design, the following constraints were placed in the Park 
transform. ucf file: 
NET CLOCK LOC = P2' , NET IDS(7) LOC = PlO' , 
NET RESET LOC = P3' , NET IDS(6) LOC = Pll' ,
NET IDS(11 ) LOC = P4; NET IDS(5) LOC = P12' , 
NET IDS(10) LOC = P5' , NET IDS(4) LOC = P14' ,
NET IDS(9) LOC = P8' , NET IDS(3) LOC = PIS ; 
NET IDS(8) LOC = P9' , NET IDS(2) LOC = P20' ,
NET IDS(1) LOC = P2l; NET IDS(O) LOC = P22' , 
Table 7.2 - Pin location for Sparttan XCS40 
It can be seen that the clock input of the design is allocated to pin 2, the reset to pin 3 and 
so on. The netlist is compiled into a bit stream file using the implementation procedure in 
Xilinx Foundation Project Manager. 
Number of CLBs: 262 out of 784 33% 
CLB Flip Flops: 195 
4 input LUTs 438 
3 input LUTs: 29 (12 used as route-throughs) 
Number of bonded lOBs: 62 out of 169 36% 
lOB Flops: 0 
lOB Latches: 0 
Number of clock lOB pads: lout of 8 12% 
Number of primary CLKs: lout of 4 25 % 
Number of secondary CLKs: 3 out of 4 75 % 
Number of RPM macros: 18 
Total equivalent gate count for de ign: 5547 
Figure 7.9 - Synthesis report fo r the Clark and Park tran·iforlll 
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The following points can be noted from the synthesized report of the Clark and Park 
transforms : 
• The number of bounded 1I0s in the device is sufficient for the design. 
• The total equivalent gate count is below the maximum count stated in the data book. 
• The Clark and Park transforms combined together require 262 CLBs which is below the 
maximum allowed value. 
From these observations it can be seen that the design has a total count of 5547 gates which 
is considerably less than the maximum device limit. 
Figures 7.10, 7.11 , 7.12 and 7.13 show the results of the simulated and the implemented 
waveforms respectively for the Clark and Park transforms combined together. The practical 
test results show that the implemented waveforms confirm the results obtained through 
simulation. 
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Figure 7.10 - Waveforms ofidfor the simulated circuit of the Park transform. 
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Figure 7.11 - Waveforms ofidfor the implemented circuit of the Park transform. 
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Figure 7.12 - Waveform ofiqfo r the simulated circuit of/he Park transform. 
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Figure 7.13 - Waveform ofiqfor the implemented circuit of the Park transform 
Figure 7.11 and Figure 7.13 show the experimental results of the test performed by 
downloading the Park transform component design in the Xilinx FPGA. Only the first four 
bits of id and iq are plotted to be used for the comparison between the implemented design 
and the simulated ones of Figure 7.10 and Figure 7.12. From the practical tests it can be 
seen that the implemented design generates the same values of id and iq for the first four 
LSBs as the simulated values highlighted in the rectangular box. 
Figure 7.14 - FPGA layout of lark and Park transform 
A ()unis A 149 
Chapter 7- Experimental Tests 
A partial layout of the Clark and Park transforms synthesised into a Spartan S40PQ208 
Xilinx FPGA is illustrated in Figure 7.14. 
7.3.3 The Implementation of the Multiplier 
Signal processing applications require fast and efficient digital multipliers. The efficiency 
of a multiplier can be assessed from the speed standpoint and from the chip area point of 
view. Digital multipliers are needed in many system applications, including digital filters, 
correlators and neural networks. These multipliers are typically required to handle operands 
of up to 16 bits and need to provide results in less than SOns (20 MHz systems). 
The most compact multipliers have a sequential operation decomposing the multiplication 
AxB into a set of additions and shifting operations. At each calculation cycle, an operand A 
is multiplied with the least significant bit of B and the result is added into the main shift 
register after which both registers are shifted with one position to the right. The one bit 
multiplication can be implemented with a set of 2 input AND gates. If the bit belonging to 
B is 0, the AND gates outputs are all zero. If the bit from operand B is 1 then the AND 
gates outputs repeat the bits of A. 
A mixed architecture compromising between the size of sequential multipliers and the 
speed of matrix multipliers is presented in [72]. The basic principle is similar to the 
algorithm used by sequential multipliers: it consists of decomposing the multiplication of 
operands A and B into a series of simpler calculation cycles. Each operation cycle consists 
in multiplying the operand A with the least significant Nsl bits of B and adding the result 
into a shift register; both the result and operand B are then shifted with Nsl positions to the 
right. The Nsl number is called the multiplier step length. If the step length equals the 
operand B length then the multiplier works in the manner of a matrix multiplier. 
----~~------
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Multiplier 
.. CJk .. 
Product [n+m-I] ... 
.. 
.. StJut r 
... 
AlB-I] po 
Ready .. 
... B[m-l] po 
Figure 7.15 - Symbol of the component multiplier 
Figure 7.15 shows the symbol of the component multiplier, clearly indicating the 
inputs/outputs of the module. The scheme used for implementing the test procedure is 
presented in Figure 7.16. It consists of: ADC0804, Spartan XCS40PQ208 FPGA, 110 
digital card and PC. The implemented model consists of an 8-bit by 7-bit multiplier. This 
module is actually a part of the vector control scheme and is used extensively in the digital 
design of the FOC. The input to this module, consisting of operands A and B, is shown in 
Figure 7.17. Implementation results are shown in table 7.3. 
0 
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0 ~ A 0 
.0 
r'l 
0 A go 
Analog Joput B 0 ... 
0 uo 0 
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Digital 
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0 i; OJ 0 B 0 D4 0 ~ D r'l I» 0 0 I» 0 Anal°K Input B GIl 0 D7 0 ... 
0 IN'I1l 0 
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0 0 
Figure 7.16 -Illustration of the implemented mliitiplier construction 
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Figure 7.17 - The inputs used for implementing the multiplier 
Figure 7.18 shows an extract from the implementation status report of the multiplier design 
which includes the clocking circuit designed to drive the two ADCs. The implementation is 
targeted at the Xilinx Spartan XCS40PQ208 FPGA. The following points can be noted 
from the report: 
• The design requires 67 CLB 's, which is a lot less than the number readily available in a 
Xilinx chip. 
• The total equivalent gate count for the design is below the maximum count stated in the 
data book. 
• The number of bounded lOBs in the device is sufficient for the design. 
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Time A B Multiplication 
0.000 15.000 5.000 75 .000 
0.000 3.000 8.000 24.000 
0.000 0.000 12.000 0.000 
0.000 19.000 6.000 114.000 
0.001 0.000 16.000 0.000 
0.002 0.000 20.000 0.000 
0.002 10.000 15.000 150.000 
0.002 6.000 9.000 54.000 
0.002 0.000 7.000 0.000 
0.002 7.000 16.000 11 2.000 
0.002 25.000 10.000 250.000 
0.002 0.000 20.000 0.000 
0.003 8.000 20.000 160.000 
0.003 26.000 9.000 234.000 
0.003 0.000 8.000 0.000 
0.003 10.000 5.000 50.000 
0.004 18.00 9.000 162.000 
0.004 12.000 16.000 192.000 
0.004 0.000 24.000 0.000 
0.005 8.000 5.000 40.000 
0.005 0.000 10.000 0.000 
0.005 14.000 11.000 154.000 
0.006 1.000 9.000 9.000 
0.006 4.000 27.000 108.000 
0.006 28.000 5.000 140.000 
Table 7.3 - The implementation results 
Design Sununary 
Number o f error s : 0 
Numbe r of warnlngs : 0 
Number o f CLBs: 63 ou t o f 
7 84 
CLB Fl ip Flops : 
4 input LUTs : 
3 i npu t LUTs: 
Number o f bonded r OBs: 
169 
r OB Fl ops : 
rOB Latches: 
42 
1 12 
1 7 
1 
0 
Number of clock rOB pads: 
8 
Number of primary CLKs : 
28 out of 
1 out of 
1 out o f 
Figure 7.18 - Synthesis report for top hierarchy entity: multiplier 
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7.3.4 The Implementation of the Divider 
Figure 7.19 shows the symbol of the component divider, clearly indicates the inputs/outputs 
of the module. The implemented model consists of an 8-bit by 8-bit divider. This module is 
used to divide the current in the q-axis (iqs) by the magnetizing current (irn ). If the division 
is by zero then the answer is zero. Implementation result are shown in table 7.4. The 
experimental set up of the divider implementation, illustrated by Figure 7.20, consists of 
two ADC0804, a Spartan XCS40PQ208 FPGA, an I/O digital card and a PC. 
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Figure 7.19 - Symbol of the component divider 
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A OImisA 
A 
B 
D iv 
154 
Chapter 7- Experimental Tests 
Another important issue to consider, particularly regarding implementation, is the area 
optimization. Figure 7.21 shows an extract from the implementation status report of the 
divider design which includes the clocking circuit designed to drive the two ADC: targeted 
to Xilinx Spartan XCS40PQ208 FPGA implementation. The following points can be noted 
from the report: 
• The design requires 67 CLB' s, a lot less than is readily available in a Xilinx chip. 
• The total equivalent gate count for the design is below the maximum count stated in the 
data book. 
• The number of bounded lOBs in the device is sufficient for the design. 
Time A B Div 
0 . 000 2.480 2 . 383 1 . 000 
0 .0 01 2 .4 80 2 . 344 1.000 
0 .00 2 2.480 2 .14 8 1.000 
0.003 2.480 1.094 2.000 
0.004 2.480 0.645 3.000 
0.009 2.480 0.059 42.000 
0.009 2.480 0.020 126 . 000 
0.009 2.480 0.000 0.000 
0.009 2.480 0.020 0.000 
0.016 2 .480 -0.313 249 . 000 
0.016 2 .4 80 -0.352 249.000 
0 . 016 2.480 -0 .39 1 250 . 000 
0 .01 7 2 .4 80 -0.762 253 . 000 
0 . 021 2.480 -2.305 255 . 000 
0.021 2.480 -2.305 255.000 
0 . 031 -2.500 -2.305 1.000 
0.031 -2.500 -2.305 1.000 
0.031 -2.500 -2 .305 1.00 0 
Table 7.4 - The implementation results 
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Design Summary 
Number of errors: 0 
Number of warnings: 4 
Number of CLBs: 67 
CLB Flip Flops: 46 
4 input LUTs: 119 
3 input LUTs: 13 
Number of bonded rOBs: 38 
rOB Flops: 9 
rOB Latches: 0 
Number of clock rOB pads: 1 
Number of primary CLKs: 1 
Number of secondary CLKs: 3 
Number of RPM macros: 4 
out of 
out of 
out of 
out of 
out of 
784 8% 
169 22 % 
8 12 % 
4 25 % 
4 75 % 
Total equivalent gate count for design: 1326 
Additional JTAG gate count for rOBs: 1824 
Figure 7.21 - Synthesis report for top hierarchy entity: Clocking-divider5 
7.3.5 The PWM Control Signals Output Block 
PWM d.c.-a.c. converters may serve a wide range of applications in a.c. motor drives and 
a.c. power conditioning systems. The PWM strategy plays an important role in the 
minimization of harmonics and switching losses in these converters, especially in three-
phase applications. The Xilinx Spartan XCS40PQ208 FPGA is selected for implementing 
of the proposed PWM module. 
The PWM VHDL model design is divided into two processes. One is used to describe the 
operational logic of the triangular waveform generator process unit, whereas the other 
process is used to generate the correct signal to control the transistors in the PWM inverter. 
The output signals defining the desired output voltage of the PWM inverter are transformed 
into six logic signals . Simulation results are fully analysed in Chapter 6, Section 6.8. 
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Figure 7.22 - Symbol of the PWM component 
Figure 7.22 shows the symbol of the PWM component, clearly indicating the inputs/outputs 
of the module. Figure 7.23 and Figure 7.24 illustrate the experimental results of the PWM 
module operation. These results are obtained by testing the controller using an emulator 
written in VHDL. The emulator supplies the phase current values to the overall controller 
every 100!-!s, therefore allowing to carry out the experiment without the need for the motor 
or the interface circuit to be connected. Once the controller is working properly, the motor 
and the interface circuit are connected, knowing that it will work first time, without 
damaging any of the interface circuit or the motor, as shown in section 7 A.2. 
Each signal in Figure 7.23 is amplified and applied to one power transistor. The edges of 
these signals are shifted by approximately 5 j.1S so that short circuits are avoided between 
transistors on the same inverter phase (Tl and T2 for example ). Figure 7 .23 presents four 
of the PWM control signals generated by the FPGA motor controller. They have been 
monitored using a four channel Hewlett Packard digital oscilloscope. The figure 
demonstrates the correlation between two of the signals that control the transistor on the 
same inverter leg Tl and T2. The two signals have complementary values : when one of 
them is '0 ' the other is ' 1 " as illustrated in Figure 7.24 . 
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Figure 7.23 - Four PWM output signals controlling the transistors in the inverter 
Figure 7.24 - The switching delays produced by the FPGA to avoid the short circuits in the 
PWM inverter 
Employing FPGA to implement PWM strategies provides advantages such as : rapid 
prototyping, simple hardware and software design, higher switching frequency . The novel 
digital circuit realization scheme for PWM control, employing a single Xilinx FPGA, may 
serve either for a .c. motor drives or three-phase a.c. voltage regulation systems. 
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The YHDL code written to implement the PWM module for 1M vector control applications 
allows individual mapping into an integrated circuit that can be applied to a wide range of 
vector control drives as well as other digital applications. 
7.4 Complete System Setup and Test 
T he experimental set-up of the Field Oriented Controller is shown in Figure 7.25 . It 
consists of the FH2 MKN testbench produced by TecQuipment [73]. the testbench 
offers the facility to mount up to two electrical machines, DC and AC, on the same shaft 
(Figure 7.25) and includes speed and torque sensors that allow testing the motor operation. 
It also includes the FH90 four-pole three-phase cage induction motor. The rated line 
voltage is 220V while the line currents have values of up to 1 A and the motor power is 0 .5 
KW. 
Figure 7.25 - The FH2 MKiV testbench 
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Figure 7.26 - The Schematic a/the experimental set-up 
A rectifier converts the 3 phase ac voltage into d.c. voltage. The d.c . link voltage is then 
inverted to sinusoidal a.c. output applied to the motor. There is a variety of power devices 
switching techniques available to invert this intermediate d.c. link voltage into a variable 
a.c. output voltage and frequency. Figure 7.26 shows the full wave diode rectifier bridge. 
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The inverter converts the d.c. voltage into adjustable frequency and adjustable voltage a. c. 
output. During each cycle of the fundamental frequency, the transistors are switched on and 
off, to generate a variable voltage output. The power devices located in the inverter section 
are Insulated Gate Bipolar Transistors (IGBTs), which have a very fast switching frequency 
rating. Each (IGBT) has a maximum collector-emitter voltage rating of 1200 Volts and a 
continuous collector current rating of 40 A (at case temperature of 25° C). The interface 
circuits used are illustrated in Figure 7.27 together with the Spartan S40PQ208 FPGA 
board Appendix (D). 
Figure 7.27 - The Spartan S40PQ208 board and the interface board 
The CMOS interface circuit, illustrated as a block in Figure 7.26, amplifies the output 
signals of the FPGA to 5V and supplies them to the transistor driver board. As these pulses 
have 5V in amplitude they will go first to a boost circuit (the driver board), which brings 
them to the 15V level required to drive the IGBTs. The conversion of the analogue signal 
from the transducer into digital signal will be achieved using National Semiconductor' s 
ADC0804 IC. The device is an 8 bit CMOS Analogue to Digital Converter (A DC). The 
logic inputs meet both TTL and CMOS specifications. 
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It al so has an on chip clock generator which eliminates the necessity for an external clock; 
the conversion time is lOOJ.,ls. Figure 7 .28 shows a simplified schematic di agram of the 
conversion circuit utili sing the ADC0804. The motor phase currents will be measured by 
Hall -effect based sensors and their voltage output is sent to the ADCs. However, as the Hall 
sensors output may be considered in the range -2.5 to 2.5V and the ADC can only digitise 
voltages from 0 to 5V, an auxiliary circuit (Figure 7.29) was built. 
+5V 
v" ~OK 150pF 
_0 DO 
Digital _0 Dl ~ ~~f 0 D2 oU1put 0 OJ to 
_0 D4 RD ~ FPGA _0 D5 JLJL 
0 D6 Analogue Ia 
0 D7 Vin (+) input from 
0 IN1R Vin (-) ~l transducer ~DGND A GND i Amplifier Vrefl'2 o -=-
2.5V analo~ 
+5V 
v" ~OK 150pF 0 DO 
Digital _0 Dl ~~!~f 0 D2 oU1put 0 OJ to CS 
_0 D4 RD ~ FPGA _0 D5 WR JLJL 
0 D6 0 0---<} Analogue . Ib 0 D7 Vin (+) ~ Il input from 0 IN1R Vin (-) transducer ro DCND A GND i A.nplifier Vrefl'2 o -=-
2.5V analo~ 
Figure 7.28 - Analogue to digital converter 
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Figure 7.29 - Voltage shift circuit 
The circuit is based on PGA207 IC. The device is a digitally programmable gam 
instrumentation amplifier, suitable for data acquisition systems [74]. This circuit realises 
the offset of the Hall sensors voltage output to a range of 0 to 5V. 
The digital inputs Ao and AI select the gain according to the logic gate in table 7.5. 
PGA207 Al Ao 
1 0 0 
2 0 1 
5 1 0 
10 1 1 
Table 7.5 - Gain selection 
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The signal from the Hall-effect based sensor is connected to pin (4) of the PGA207 while 
the output signal of the PGA207 pin (11) is connected to the Vine +) pin of the ND 
converter. The digital output is fed into the FPGA via a buffer. The signals connected to 
RD and WR pins (Figure 7.28), come from a clock and pulse generation circuit (Figure 
7.33). Figure 7.30 shows the actual measured phase current of the motor and Figure 7.31 
illustrates the same signals amplified by a factor of 2. The experimental results shown in 
Figure 7.32 clearly indicate the signal applied to RD and WR. 
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Figure 7.31 - Measured ia and h currents shifted by Jactor oj 2 
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The binary codes produced by the ADC are transmitted to the FPGA controller. The 
Spartan S40PQ208 FPGA design is partitioned into natural abstract blocks, as illustrated in 
Figure 7.2. 
7.4.1 Clocking Circuit 
Like all synchronous circuits, the FPGA design described so far reqUIres a circuit to 
provide a clocking signal. This can be achieved using an oscillating crystal (X) as shown in 
Figure 7.33, the circuit being fully described in [75]. 
r ····_·············· ............................ _ ...... _ ...... _ ...... _ ....... ....... -: 
1M 
BCLKIN 1------<------------ BCLKIN 
BCLK QO I--....,.._---i 
01 1------<.-+-1 READ 
Q2 
ColUltsr SMP 
T 150pF 
Oscillator Circllit 
L. _ ..___ .... _0 • •• • ••• ••• • • •• • • ou . . .. .. . _ 0 0 •• • • • • • _ .. . , 0 __ •• _ _ • _ _ • • ••• • _ _ . _ .0 • • • •• _. _. ; Pulse Generation Circuit 
Figure 7.33 - Clocking circuit 
The circuit in Figure 7.33 is divided into two sections, an oscillator circuit and a pulse 
generation circuit. The former is a standard CMOS clock signal generation circuit, which 
uses a crystal to provide the oscillation, while the latter generates the appropriate clock and 
pulse sequence for the FPGA and AID converter. 
The entire pulse generation circuit can be accommodated into the FPGA design . In order to 
achieve this, a VHDL model of a clocking circuit in Figure 7.33 was created. As shown by 
the following VHDL code, the clocking circuit is an entity having one input BCLK and the 
three main outputs BCLKIN, READ and SMP. 
ENTITY Bclk circuit IS 
PORT(Bclk:in sfL'-logic; 
BCLKIN,cc:inout sid_logic; 
READ, QO,QI,Q2,Q3:out sid_logic; 
SMP:out stL'-logic); 
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END Bclk _ circuit,. 
ARCHITECTURE Bclk_circuit_arch OF Bclk_circuit IS 
signaL counter: integer range 0 to 1000; 
signaL count: integer range 0 to 500; 
signaL co: STD_LOG1C_ VECTOR(3 DOWNTO 0); 
signaL a: STD_LOGIC; 
begin 
process (Bclk,counter) 
begin 
if Bclk=' l' and Bclk 'event then 
counter <=counter+1; 
count<=count+ 1; 
end if; 
if counter <500 and counter >=0 then 
BCLKIN<='1 '; 
elsif counter <1000 ami counter >=500 then 
BCLKIN <='0'; 
end if; 
if count<250 and count>=O then 
cc<='1'; 
elsif count>=250 and count <500 then 
cc<='O'; 
end if; 
if counter> 1000 th en 
counter<=O ; 
count<=O; 
end if; 
end process; 
process (cc,co) 
begin 
!f cc='1' and cc'event then 
co <=co+' 1'; 
QO<=co(O); 
Q1<=co(l); 
Q2<=co(2); 
Q3 <=co (3); 
READ<= co(O) and not co(J) and co(2); 
SMP<= co(O) a11d co(1) and co(2); 
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end if; 
end process; 
END Bclk _ circuit_ arch; 
The signal BCLK is used as the primary clocking signal for the FPGA. The READ pulse 
initiates the NO conversion process in the ADC0804, while the SMP pulse enables the 
FPGA to sample the converted digital signal from the NO converter. The sequence of these 
two pulses is such that the FPGA takes a sample of the digital value at the output of the 
converter just after conversion. Based on the conversion time of the ADC0804, it is 
necessary for the time lapse between the READ pulse and the SMP pulse to be more than 
lOOIlS for the conversion to be complete. This corresponds to a maximum clock frequency 
of 10KHz. A waveform diagram of the pulse generation circuit outputs (BCLKIN, READ 
and SMP) is shown in Figure 7.34. Figure 7.35 shows the status report of the 
implementation process . 
Figure 7.34 - Waveforms ofpulse generation circuit. 
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Design Summary 
--------------
Number of errors: 0 
Number of CLB s : 19 out of 784 2 % 
CLB Flip Flops: 23 
CLB Latches: 2 
4 input LUTs: 34 
3 input LUTs: 2 
Number of bonded rOBs: 9 out of 169 5 % 
rOB Flops: 6 
rOB Latche s : 0 
Number of c l ock r OB pads: 1 out of 8 12 % 
Number o f BUFGLSs: 4 out of 8 50 % 
Total equivalent gate count for design: 516 
Figure 7.35 - Implementation design summary Jar Clocking circuit 
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Figure 7.36 - ImplementedwaveJorm oJpulse generation circuit 
Figure 7.36 illustrates the results of the downloading of the pulse generation component 
design in the Xilinx FPGA. It can be seen that the practical results are identical to the 
simulated values shown in Figure 7.34. 
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7.4.2 Overall experiment test 
The overall system experimental testing is shown in Figure 7.37 and is based on measuring 
the motor phase currents using the Hall-effect based sensors. Their voltage output is sent to 
the ND converter on the interface board. However as the Hall sensors output may be 
considered in the range -1 to + 1 and the AID converter can only digitise voltages from 0 to 
5V, an auxiliary circuit was built. Consequently, motor currents are measured and are taken 
as external input data for the control scheme. In addition, a speed estimation encoder is 
built inside the induction motor. As a result of the control algorithm being based on current 
and speed measurements, an external speed reference is included in the VHDL code as a 
constant for experimental purposes. Figure 7.38 presents four of the PWM control signals 
generated by the FPGA motor controller. They have been monitored using a four-channel 
Hewlett Packard digital oscilloscope. The figures demonstrate the correlation between two 
of the signals controlling the transistors on the same inverter leg. Thus, the two signals have 
complementary values: when one of them is '0' the other is '1'. The 5/-ts delay generated by 
the interface block is not visible in Figure 7.39 due to the inappropriate time scale 
(500/-ts/div), but it can be observed in Figure 7.40 and Figure 7.41, where the time scale is 
(lO/-ts/div). The control scheme generates six PWM outputs. These pulses, of 5V amplitude, 
will go first to a boost circuit, which brings them to a 15V level, thus permitting them to 
drive the IGBTs. 
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Figure 7.37 - The Overall experiment 
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Figure 7 .39 - Four of the FPGA output signals controlling the IGBTs 
Eile ,Control Setup Measure Utilities Jjelp 
~I " ,~ I J J • t I I II 1 t I I r' r' , ... j • 
:' . C,tl t'I" j ' ~
More 
(1 of 2) 
CIelJr 
AI ff 
tPV 
! , 
<41'1.1 JIJ_~ lf 
Figu.oe 7.40 - The switching delay produced by the FPGA to avoid the short circuit for TJ 
andT2 
AounisA 172 
Chapter 7- ExperimentaL Tests 
Figure 7.41 - The switching delay produced by the FPGAfor T3 and T4 
The test results confirm that the designed controller is operating correctly on conjunction 
with the interface circuits and the power system. The new modelling technique, based on 
hierarchical design and modular development, is therefore validated by both simulation 
results and the experimental tests carried out after implementations. 
A novel design and development methodology of vector controlled power systems using 
YHDL was established. Next chapter presents some conclusions on the work as well as 
further developments to the system that are being investigated. 
Aounis A 173 
Chapter 8 
Conclusions and 
Further Work 
A new approach to the modelling, simulation, digital controller design and implementation 
for induction motor electric drive systems was successfully developed. The approach uses 
Very high speed integrated circuit Hardware Description Language (VHDL) as a unique 
EDA environment for system modelling, evaluation and controller design. Simulation and 
experimental results are presented, proving the validity of the novel approach when applied 
to a vector controlled induction motor system. The advantages of using VHDLIFPGA for 
drive modelling and control strategy implementation are enumerated. 
8.1 CONCLUSIONS 
General research in the area of induction motor control has identified a large number of 
control strategies, based on different control observation and adaptive algorithms combined 
with different coordinate systems, state variables and notations. From the control point of 
view, induction motors are non-linear high order systems of considerable complexity. Due 
to the high mathematical content of the modeling equations, the signal processing 
performed by the control systems is complicated and normally requires expensi \'c 
hardware. 
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Although most a.c. drives in use today adopt a microprocessor based digital control 
solution, the implementation of the current loop and PWM control is still tied to analog 
control circuitry. 
This kind of control scheme has the advantage of fast dynamic response but suffers the 
disadvantages of circuit complexity, limited functions and difficulties, when circuit 
modification is required. 
DSP technology has generally been used for digital a.c. motor control implementation, 
however, recent developments in the field of microelectronics, have enabled complex 
switching strategies for transistorized inverters to be implemented by means of ASIC 
technology. Consequently, motor control and power conversion systems employing ASICs 
/ FPGAs are receiving increased attention. 
In order to achieve the performance required by servo applications, induction motors are 
controlled using vector control strategies. The new methodology presents a comprehensive 
study of the integrated modelling, simulation and design of a vector controlled induction 
motor using VHDL and targeting FPGA implementation. Although VHDL is a hardware 
description language and as such is primarily used for circuit design, it has the basic 
properties of any software programming language. This allows complete power system 
modelling and simulation, prior to finalizing the digital controller design and 
implementation. The top-down methodology consists of hierarchically modelling the 
system at all levels of abstraction, ranging from the behavioral level to the logic gate level. 
The drive system model used enables the high performance control of speed and torque. 
When designing and modelling digital systems in VHDL, the design is partitioned into 
natural abstract blocks, known as components. The complete system is then modelled 
using a hierarchy of components, known as "design hierarchy". Each element of the 
Vector Control Modules is designed and carefully optimised for synthesis. Seven VHDL 
components were identified and designed: Clark_transform, Park_transform, 
CurrenCmodel, PI_controller, Control_unit, Inverse Park_transform and PWM generation. 
Their representation in VHDL has been described, followed by FPGA implementation. 
The PWM control features and performance characteristics are then demonstrated and the 
overall strategy is validated by e:-,:perimental results. The VHDL digital controller design 
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was finally downloaded to a single Xilinx Spartan XCS40PQ208 FPGA, containing the 
equivalent of 40000 logic gates. 
The major advantages of the new approach, are: 
, It provides a umque environment for modelling, simulation and evaluation of 
complete drive systems, including controllers, power electronics and induction 
motors. 
, the same environment (VHDL) is used for the design of the digital controller 
achieving the vector control strategy and for silicon (FPGA) implementation. 
~ fast design development and short time to market. 
~ a CAD platform independent model and design are developed (VHDL operates with 
ASCII files) and therefore valuable IP can be produced, in co-relation with the 
modern principles of design reuse. 
~ That concurrent engineering basic rules (unique EDA environment and common 
design database) are fulfilled. 
~ compact and fast FPGA solution for implementation. 
~ high accuracy and speed of response of the controller. 
In addition, the universal applicability (reusability) of these control blocks to a wide range 
of vector control drives is an important asset. The complete digital controller circuit design 
has been synthesized, implemented and tested. The test results confirm that the designed 
controller operates correctly in conjunction with the interface circuits, the power system 
and the induction motor. The new modelling technique, based on hierarchical design and 
modular development, is therefore validated by both simulation results and the 
experimental tests carried out after implementation. 
The extensive use of VHDL for drive systems modelling and simulation, in conjunction 
with accurate digital controllers design is foreseen as a practicality in the near future. This 
work has pioneered the approach. 
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8.2 ORIGINAL CONTRIBUTION TO THE THESIS 
The original achievements of the present research work can be summarized as: 
• The development of a new approach to the modelling, simulation and controller 
design of a complete induction motor electric drive system. The novel technique uses a 
hardware description language (VHDL) as a unique EDA environment for the system 
modelling, evaluation and controller design. 
• The design and simulation of an original vector controller usmg VHDL for 
controlling the speed of the induction motor. 
• The vector controller was downloaded into Xilinx FPGA Spartan ( XCS40PQ208 ) 
for rapid prototyping before being comprehensively tested. 
• The production of a set of reusable VHDL models, in accordance with the modern 
principles of design reuse, which can be incorporated in a range of novel vector 
controllers. These are: 
• Clark transform 
• Park transform 
• Current model 
• PID Controller model 
• Inverse Park transforms 
• PWM Generator using VHDL. 
• Multiplier 
• Divider 
• The design of a range of extra digital and analogue circuits as interfaces for control 
system commissioning. 
From the outcomes of the research, it can be concluded that all the original objecti ves are 
met. 
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8.3 Further Work 
This section discusses possible improvements to the system and areas which warrant 
further investigation. Two developments of the system have been considered: the 
embedded system controller implementation and the sliding mode control technique. 
8.3.1 Embedded System 
Based on the end user's application needs, FPGAs and DSPs can be utilised separately or 
combined, in order to form powerful high performance digital control capabilities, as 
shown in Figure 8.1. 
1M: 
Vi ~ ~("-FPGA DSP .. PWM ~ -V 0 
l t 
Figure 8.1 - DSPIFPGA based digital control 
The embedded implementation of the digital control system could provide important 
advantages by combining the strong features of each of the two devices. These are : 
DSP Strengths: 
• Ideal for extremely complicated math-intensive tasks . 
• Ideal for numerous conditional operations. 
• Best at low data rates : 1 O's Mbytes/sec or less. 
• Suitable for fixed or floating-point computations . 
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FPGA Features: 
• Ideal for rigid and repetitive tasks. 
• Not so good for nested conditional operations: if, then, else, etc ... 
• Ideal for application with algorithmic logic level parallelism (e.g. multiple ALUs). 
• Ideal for higher data rates 100' s Mbytes/sec. 
• With gate densities as high as 1 million gates, a variety of complex operations 
historically within the domain of DSP processors, can now be implemented on FPGAs. 
8.3.2 Sliding Mode Control 
Another possible development considered is the use of the sliding mode control technique, 
which could employ an embedded system for implementation. The embedded system could 
be divided into two parts: the first implemented in FPGA that includes any fixed module of 
the controller requiring parallel processing at high speeds, the second, containing the 
elements of design that require frequent changes, implemented in DSP. 
Current research in the control of induction motors is characterized by a great variety of 
control methodologies with different control, observation and adaptation algorithms 
combined with different coordinate systems, different state variables and different 
notations. For the sliding mode control design to be investigated, the dynamic model given 
in the orthogonal stator coordinate frame (a,~) is mainly used, with stator current 
components and rotor flux components as state variable, complemented by the mechanical 
equation. As of importance is the speed, stability, dynamic response and cost of control 
solutions [76]. 
In order to apply sliding mode control, let 0/ (t) be the reference rotor speed and 
e = OJ * - OJ be the speed tracking error. If state variables Xl = e and X 2 = e are defined, 
then the motion equation can be represented, with respect to the Xl' X 2 state, by: 
8.1 
8.2 
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where a1 , a2 and b are constant values. Since equation 8.2 describes a second order 
system, the switching function is designed as: 
with c being a positive constant. The associated controller is defined as 
u = uosign(s) 
8.3 
8.4 
where Uo is the link voltage. According to these equations, the speed tracking error x) 
decays exponentially after sliding mode occurs at s = 0: 
s = cx) + X = 0 8.5 
where constant c determines the convergence rate. The system's motion in sliding mode is 
independent of the a), a 2 , b parameters and the disturbances inf(t). 
In order to apply the sliding mode control to a three phase induction motor, let m: (t) be the 
reference rotor speed and Au the reference value of the rotor flux magnitude. The two 
switching functions can then be defined as follows: 
d 
sA = c) (Au -II A(t) II> + -(Au -II A(t) II) 
dt 
8.6 
8.7 
where II AU) II = ~A~ + A~ is the magnitude of the rotor flux and cl'c2 are positive 
constants determining the motion performance in sliding mode. 
For the current control design, the switching function is defined as the difference between 
the desired and the real currents. The switching functions for both current components ld 
and iq are selected as: 
8.8 
.. . 
S =1 -1 q q q 8.9 
wi1ne i; and i; denote the desired values for currents id and iq , respectively. The control 
voltages can be selected as: 
:\01111;.'1 :\ 180 
Chapter 8 - Conclusion and Further Work 
Ud = udosign(Sd) 
Uq = uqosign(sq) 8.10 
Once the control voltages U d and uq are obtained, the next step is to map them into the 
switching patterns of the inverter. Figure 8.2 and Figure 8.3 show the simulation results of 
the proposed speed controller. The control gains in equations 8.6 and 8.7 are designed as 
cJ = c2 = 100 . 
"V 
~ 
200 
~ -100 fj-
-200 
7 
J 
) 
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\ 
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Figure 8.2 - Response of the rotor speed control 
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The advantages of this speed control method, using the sliding mode technique, are related 
to its robustness, high accuracy, fast dynamic response, good stability and simplicity of 
design and can be implemented with fewer numbers of gates and may require less CLBs 
when targeting the Spartan S40PQ208 FPGA. However, a proper investigation into this 
approach is required . 
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Abstract 
The pap(tr presents a new approach to the 
modelling, simulation, digital controller design and 
implementation of a complete induction motor electric 
drive system. The design approach is to uses a very 
high . speed integrated circuit hardware description 
language (VHDL) as a unique EDA environment for 
system modelling, evaluation and controller design. 
Simulation and ,experimental results are presented, 
proving the validity of the novel approach when 
applied to a vector controlled induction motor system. 
The advantages of using VHDL for a driVe modelling 
and control strategy implementation are enumerated 
Key word,.: IndUction motor, control, VHDL modeling 
L Introd uction 
It has been estimated that induction motors are used in 
seventy to eighty percent ' of all industrial drive 
applications due to their simple mechanical 
construction, low maintenance requirement and lower 
cost compared to other types of motors, such as 
brushless d.c. motors [1][2]. General research in the 
area of induction motors control is characterised by a 
large number of control methodologies with different 
control observation and adaptive algoritluns, combined 
with 'different coordinate systems, state variables and 
notations [3][4][5]. , 
From a control view point, induction motors are non 
linear high order systems of considerable complexity. 
Due to the highly sophisticated mathematical content 
of the equations, . the signal processing performed by 
the control systems is complicated and exPensive. 
Vector control techniques for a. c. drives demand 
accurate position and speed feedback information for 
the current control and servo-control loops. In many 
applications, the rotor position signal is obtained from 
a mechanical sensor, such as an optical encoder or a 
resolver, that may reduce the reliability of the system 
and significantly add to the drive costs. Consequently, 
there is a strong interest in sensorIess contro~ based on 
state observers using only stator voltage and current 
measurement. State ob.servers are usually implemented 
to reconstruct the inaccessible states of the controlled 
process. They are especially useful for full-state 
fyedback contro~ developed using state-space theory, 
as the combined observer-controller system can easily 
be 'designed to meet specific qualitative and 
quantitative requirements. 
Although most a.c. drives in use today adopt a 
microprocessor based digital control strategy, 
implementation of current loop and PWM control is 
still tied to analog control circuitry. This kind of 
control s9heme has the ' advantages of fast dynamic ' 
response but suffers the disadvantage of circuit 
complexity, ,: limited functions and difficulties when 
'circuit modification is required[6]. 
DSP technology has been generally used for digital a.c. 
motor control implementation [7]. However recent 
developments in the field , of microelectronics have 
enabled complex switching strategies for transistorized 
inverters to be implemented by means of ASIC 
technology. Consequently motor control and power 
conversion systems · employing ASICIFPGA 
technology are receiving increased attention . 
This paper presents a comprehensive study of the 
integrated modelling, simulation and design of a 
vector controlled induction motor using VHDL 
hardware description language and targeting FPGA 
implementation. The top-down ' methodology consists 
of modelling the system hierarchicaily at all levels of 
abstraction, ranging from the behavioural level to the 
logic gate level. 
2. System modelling 
In order to achieve the performance required by servo 
applications, induction motors are controlled using 
vector control strategies. The drive system model 
outlined in Fig. 1, allows high performance control of 
torque, speed or position to be achieved. 
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The complete drive syStem can be modelled, simulated 
and evaluated using yery High- Speed Integrated 
Circuit Hardware Description Language (VHDL). This 
is Jnow one' of the most popular standard BDl;s, 
comprehensively described in [8][9]. It is supported by 
all major Computer Aid'ed ' Engineering (CAE) 
platforms, in ~dition synthesis toois can compile 
VHDL designs into a laige variety of target 
technologies. The actual design of the digital controller 
was achieved in VHDL, and was then synthesised and 
downloaded into a xaINX FPGA for ' rapid 
prototyping. The VHDL approach presented in this 
paper provides important advantages such as: .wide 
compatibility of the . design with respect to different 
CAE software tools (VHDL files are ASCII files), a 
large range of implementation technologies and the 
reuse of the VHDL code. . 
FPGAs are implemented with the . regular flexible 
programmable architecture of Configurable Logic 
Blocks (CLBs) interconnected by a powerful hierarchy 
of versatile routing resources (routing channel) and 
surrounded bya perimeter of programmable Input! 
Output Blocks. They have generous routing resources 
to accommodate the most complex interconnection 
pattern [i 0]. The devices are customised by loading 
configuration data into internal static memory eells. 
Reprograrrunin'g is possible an unlimited number of 
times. FPGAs . are ideal for shortening design and 
development cycles, and also offer a cost effective 
solution enabling a higher production rates to be 
attained. 
Although VHDL is a hardware description' language 
and as such is primarily used for circuit design, · it has 
the basic properties of any software progranuning 
language. This allows complete power system 
modelling and simulatio~ prior to digital controller 
design and implementation. 
To verify the model, a simulation using VHDL is 
carried out With an integration step size of (0.000001) 
using Euler's method; 
Fig. 2 shows typical speed versus time plots illustrates 
the tracking of the actual speed to the reference speed. 
., 
-
Fig 1 - Control principle of A.C. machine. 
lime (sec) 
1- Ref Speed 
Fig2 - Reference and actual ~tor speed: 
An important aspect in modeling the. control system is 
the representation of the machine using the Clark and 
Park transforms. Their representation in VHDL is 
described followed by implementation in FPGA 
technology. The. PWM waveform generator and 
performance characteristics are then demonstrated and 
the overall strategy is validated by the results obtained. 
3.0 Clark transform 
The Clark transform is based on the principle of using 
an intermediate coordinate system a, f3 and its phase 
current projections ia and i p' Therefore: 
(1) 
ip =~(2*ib +ia) (2) 
In order to solve equation (2), an integer 
approximation of the 1/.J3 is expressed as: 
. · 1 ' . 
r;; = 0.577 = 0.100100111011 in binary. 
~3 . ' 
. . 
Digital representation in 2 complementary of 0.577 
using VHDL can be achieved by considering either the 
l's or the O's. If 1 's are considered, then 0.577 can be 
approximated by: 
~ 0.5+0.0625+0.00781 +0.0039+0.001 9+0.000488+ 
0.000244 
~ 0.5769 
If O' s are considered, then 0.577 can be approximated 
by: 
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I . 
. ~ 1 - 0.25+0.125+0.03125+0.015625+0.000976) 
~ 0.57714 
The second method has been chosen and is represented 
in VHDL as shown in Fig. 3. Fig. 4 shows the 
simulation results of Clark transform. 
Fig 3 - the 9 bit realization of the Clark transform. 
FiS 4 - Simulated waveforms for Clark trnnsfonn. 
4.0 Park transform 
The Park transform is the most complex transformation 
in the Field Oriented Control system (FOC). The two 
phases (a, f3) frame representation calculated within 
the Clark transform is fed to a vecto!~ rotation block 
where it is , rotated thfough an angle S to follow the 
frame (d, q ) attached to the rotor flux. The rotation 
over an angle f} is according to th~ formulas: 
isd = i alpha * cos(teta) + i beta * sin(teta) 
isq =-ialpha * sin(teta) + ibeta * cos(teta) 
(1) 
(2) 
Before a VHDL design can be synthesised all VHDL 
functions which are not synthesisable have to be 
eliminated and replaced with functions that can be 
translated into ' hardware. It is obvious from the 
equations that ' the Park transform requires several 
multiplications, additions and subtractions. 
The VHDL description of the Park transfonn is 
. represented in Fig. ~ as a block diagram. Each of the 8 
VHDL components is depicted with its VHDL code 
file '<filename>' .vhd' . The VHDL structure of the 
. Park transformation consists of: 
~ Control unit. 
-+ Multiplier. 
~ Register 1, Register2, Register3 and Register4. 
~ Adder and Subtracter. 
Each element of the Park transform is designed and 
optimised for synthesis. Fig. 7 and Fig. 9 show the 
experimental results of the test performed by 
downlQading the Park transform component design to 
the Xilinx Spartan series of FPGA. Only the first four 
bits of id and iq are plotted to be used as a comparison 
between the implemented design and the simulated one 
, of Fig. 6 and Fig. 8. It can be seen from the practical 
. tests that the implemented design generates the same 
values of id and iq for the first four LSBs as the 
simulated values highlighted by the triangular box. 
Res&! 
iaJphll 
iBet!! .. ; 
.. 
m(tela) -
'r. 
.• 
f1/ 
.in (leIlJ) 
-~ 
SImi l 
Co ntro,l Unit 
Fig 5 - Block diagram of Park transfonn. 
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Fig 6 - waveforms of i.i for the simulated circuit of the Park 
transform. 
Fig 7 - waveforms of id for the implemented circuit of the Park 
transform. 
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Fig 8 - waveform of iq for the simulated circuit of the Park 
transfonn. 
Fig 9 - waveform of 4 for the implemented circuit of the Park 
transform. 
5.0 HARDWARE IMPLEMENTATION AND 
PRACTICAL TESTS 
FPGAs are ideal for shortening the design and 
development cycles and they allow the exploitation of 
the parallel processing . enabled by hardware 
implementation. The presented control strategy was 
implemented in Xilinx Spartan XCS40PQ20S' FPGA 
containing the equivalent of 40000 logic gates. The 
device has a total of 784 CLBs The hardware structure 
obtained. after the synthesis covers 99% of the chip and 
it operates at a clock frequency of 12 MHz. Fig. 10 
shows the hierarchy of individual subcomponents 
(subdesign entities) for the Field Oriented Control, 
brought together in one higher level component 
(design entity). This work is based on the 
implementation process required to convert the netlist 
into a format that can be downloaded into the target 
technology. . 
Fig J 0 - VHDL Hierarchy. 
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5.1 PWM waveform generator 
Recent developments in the field of microelectronics 
have enabled _co~plex. switching strategies for 
transistorized inverters to be i.r:nplemented by means of 
ASIC technology. The' structure of the . PWM 
waveform generator circuit adopted is illustrated in 
Fig. 11. . 
The PWM generator operation is controlled by means 
of clk and clkr signals alongside the values supplied 
through the maximum arid minimum values external 
bus. The maximum cciunt values determine the 
amplitude of the triangular carrier generated by the 
reversible up-down counter. The counter generates 
successive numbers between min count and max count 
in increasing and decreasing order; thereby producing 
, the digital equivalent of the triangular carrier signal 
used by analogue PWM generators. Consequently the 
period of the digital carrier will be proportional to its . 
amplitude. 
The VHDL model design is divided into tWo 
processes. One is used to describe the operational 
logic of the triangular waveform generator process 
unit whereas the other process is used to generate the 
correct signal to control the transistors in the PWM 
inverter. The output signals defining the desired output 
voltage of the PWM inverter are transformed into six 
logic signals. 
Each signal is amplified and applied to on~ power 
transistor, The edges of these signals are shifted by 
approximately 5 f.JS so that short circuits are ' avoided 
between transistors on the same inverter phase (Tl and 
T2 for example) as illustrated in Fig. 12 which clearly 
indicates the delay time between the two signals. Fig. 
13 presents f01,lr of the PWM control signals generated 
by the FPGA motor controller. They have been 
monitored using a four channel Hewlett Packard digital.' 
oscilloscope. The figure demonstrates the correlation 
between two of the signals that control the transistors 
on the same inverter leg T 1 and T2. The two signals 
have complementary values: when one of them is '0' 
the other is '1-' as illustrated in Fig. 14. 
T.u..,ie .... ". 
,.-,. _10 .. __ 
Fig 11 - PWM wave generator. 
1 
i -~----~-------------~I 
----_."-,--- , .. _--;_ .. 
---- ,-_-. ........ -_._._-_._-_ .... - __ --J_._ 
I 
Fig 12 - Simulated waveform showing the delay time. 
Fig 13 - Four of the FPGA output signals controlling the 'transistors 
in the PWM inverter. 
Fig 14 - The switching delays produced by the FPGA to avoid the 
short circuits in the PWM inverter. 
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Fig 15 - Overall simulation of the induction motor controller 
" " The overall simulation of the induction motor 
controller'is illustrated in Fig. 15, where ia, ib, imref and 
ref_:,peed are used as inputs and the sWitching patterns 
of the 6 power transistors Ti. T2. T3. T4," T5 and T6are 
the output of the FOC. 
6.0 Conclusion 
A new approach has been developed for the modelling 
and design of a complete vector controlled induction 
motor diive system. The simulation results of the 
VHDL model have been presented, showing the 
expected behaviour of the motor model. The paper also 
presents a new design and implementation of the Park 
transform and the PWM control modules for. the 
induction motor. These a:re implemented employing 
FPGA technology. The target technology fQr this 
design is the Spartan XCS40IXL, a member of the 
Xilinx Spartan series of FPGAThere are major 
advantages of the new approach, such"as: 
• A unique environment for modelling, simulation 
and evaluation of complete drive systems, including 
controllers, power electronics and induction motors. 
• The same environment (VHDL) is used for the . 
design of the digital controller achieving the vector 
control strategy and for silicon (FPGA) 
implementation. 
• Fast design development and short time to market. 
• A CAD platform independent model and " design 
are developed (VHDL operates with ASCII files) and 
therefore valuable IP can be produced, in co-reh~.tion 
with the modern principles of design reuse. " 
• Concurrent engineering basic rules (unique EDA 
environment and common design database) are 
fulfilled. 
The complete " digital controller circuit design is 
currently being synthesised and vvill be subsequently 
reported. XILINX FPqA implementation is targeted. 
The extensive use of VHDL" for . drive systems 
modelling and simulation, in conjunction with accurate 
. digital controllers design is foreseen as a practicality in 
the near future. 
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1. INTRODUCTION 
Induction motors are perhaps the most rugged and 
best-understood motors presently available. It has been 
estimated that they are used in seventy to eighty 
percent of all industrial drive applications, the majority 
being fixed-speed applications such as pump or fan 
drives. The main advantages of induction motors are 
their simple maintenance and cost effective operation. 
Compared with brushed motors, a. c. motors can be 
designed to give substantially higher output ratings 
with lower weights and lower inertia, and they do not 
have the problems associated with the maintenance of 
commutators and brush gears (Gottlieb, 1994; 
Crowder, 1995). 
VariOllS current control techniques for Pulse Width 
Modulated (PWM) inverters have been investigated 
and reported in the literature (e.g. Katsunari, et aI., 
1998; David, and Donald, 1985; Nabae, 1986). 
The application of vector control techniques in ac. 
drives demands accurate position and speed feedback 
information for the current control and servo-control 
loops. In many applications. the rotor position signal is 
obtained from a mechanical sensor, such as an optical 
encoder or a resolver, that may reduce the system's 
reliability and add significantly to the drive costs. 
Consequently, a strong interest arises in the alternative 
sensorless control, using only stator voltage and 
current measurement based on state observers. State 
observers are usually implemented to reconstruct the 
inaccesSIble states of the controlled process. They are 
especially useful for full-state feedback control, 
developed on state-space theory, in that the combined 
observer -controller system can easily be designed to 
meet specific qualitative and quantitative 
requirements. Several control ~gorithms were 
developed in the late 1960's by which a.c. induction 
motors could nearly achieve torque control. 
However, these methods met with only limited 
success, since they required too many and complicated 
calculations that involved many unknown model 
parameters and numerous approximations. With the 
availability of fast switching and more easily 
controlled power electronic components such as the 
Gate Turn Off thyristor (GTO), the Bipolar Junction 
Transistor (BIT) and the IGBT's, research engineers 
realised that new control schemes could be 
implemented for ac. machines. 
In the 1970's a new algorithm for a.c. induction motor 
control, known as Field Oriented Control (FOe) was 
introduced. It applied a two- vector method to the 
induction motor by separating the stator current into a 
flux-producing component and an orthogonal torque-
producing component. Therefore, field orientation 
provides the same de-coupled control of torque and 
flux as with the d.c. machine. 
2. SYSTEM MODELLING 
In order to obtain the performance required by servo 
applications, induction motors control is achieved 
using the vector control strategy. This allows high 
peIformance control of torque, speed or position to be 
achieved from an induction machine (Katsunari, et oJ., 
1998). The method can provide at least the same 
performance from an inverter-driven induction motor 
as it is obtainable from a separately excited d.c. 
machine. Vector control provides de-coupled control 
of rotor flux magnitude and the current component 
generating the torque. 
The development approach adopted for the system 
presented in this paper combines the vector control 
strategy with a new modelling and design approach. 
The complete drive system was modelled, simulated 
and evaluated using VHDL. Very High Speed 
Integrated Circuit Hardware Description Language 
(VHDL) is now one of the most popular standard 
HDLs, comprehensively described by (perry, 1998; 
Navab~ 1998). It is supported by all major Computer 
Aided Engineering (CAE) platforms and synthesis 
tools can compile VIIDL designs into a large variety 
of target technologies. 
The complete system was modelled and simulated in 
VIIDL and then the digital controller was designed 
using VHDL. This will be synthesised and 
downloaded into a XILINX FPGA for rapid 
prototyping. The VHDL approach presented in this 
paper provides important advantages such as: wide 
compatibility of the design with respect to different 
CAE software tools (VHDL files are ASCII files), a 
large range of implementation technologies and the 
reuse of the VHDL code. 
3.THE FOC ALGORITHM STRUCTURE 
High performance control of a.c. induction motors and 
permanent magnet synchronous motors most often 
relies on the principles of vector or field oriented 
control. Vector controllers mainJy aim to maintain the 
flux producing the direct component of the stator 
current space vector in phase with the rotor flux. space 
vector under all operating conditions. The quadrature 
axis current components, which then lies in quadrature 
with the rotor flux vector, directly controls the torque 
developed by the machine. When correctly 
implemented, vector control permits the independent 
control of the torque and the flux of the a.c. machines 
in a manner identical to the separately excited d.c. 
motor. 
Many different vector control structures are possible 
for a.C. induction motor depending on the desired 
performance level and the acceptable implementation. 
Both direct and indirect vector controller structures are 
possible, depending on whether or not there is a 
direct measurement or estimation of the flux quantity, 
to which the current must be oriented. 
Most often there is no direct measurement of either the 
produced torque or flux so that the control is 
implemented by a closed loop current regulation 
whose references are derived from a feedforward 
control structure for the induction motor known as the 
Indirect Rotor Field Oriented Controller. Such a 
system is illustrated in Figurel., (Tazi and 
Monmasson, 1998; Krafka and Bunt, 1995). 
.. 
Fig. 1. Control principal ofa.c. machine 
The Induction Machine is supplied by a voltage-source 
PWM inverter. The output voltages of the inverter are 
controlled by a pulse width modulation technique. 
The flux. model shown in Figure 2 generates the angle 
Pr' which is used in the transformation blocks. 
Furthennore, the flux model is used to obtain the 
angular speed of the rotor flux (j)mr and the modulus 
of the magnetising current I i Pm' I, since these are also 
used in the decoupling circuit. The modulus of the 
rotor magnetising current is also used to obtain the 
electromagnetic torque. Vector control works on the 
principle of measuring two phase currents i a' i b and 
then the third one 'eiS calculated from 
i c = -( i a + i b) and are transformed into current 
components in the (d,q) rotating frame. 
The speed controller, of type PI, provides the reference 
torque (t ere[). The torque controJler, again of PI type, 
gives the reference value of the quadrature axis stator 
current in the rotor flux oriented reference frame 
(isyrrf). The reference signal I i~ I is compared with 
the actual value of the rotor magnetising current and 
the error serves as input to the flux controller which is 
a PI controller. Its output is the direct axis stator 
current reference ( i s:rref ) . The error signals 
(i s:rref - i sx) and (i syrq - i sy) are the inputs to the 
respective current controllers. The outputs of these 
controllers are added to the corresponding outputs of 
the decoupling circuits. Thus, the direct and the 
quadrature axis reference stator voltages V ~ and 
V yref are obtained and therefore they have to be 
tranSformed by eiP, to obtain the two axis reference 
stator voltages in the stationary reference frame 
( v qref' v dref)' This is followed by the 2-phase to 3-
phase transformation. 
4. TIffi FLUX MODEL 
The modulus and phase angIe of the rotor flux phasor 
must be calculated to obtain (j)mr and I imr I. The 
space phasor of the rotor magnetising currents 
expressed in the magnetising flux oriented reference 
frame (Vas, 1990) can be found from the following 
equation: 
-
T d I imr I I· - I . r + lmr = lSI dt (1) 
lsy 
(j) = ,.... + ----mr U.J'r .... (2) 
Tr I imr I 
Based on the above equations a rotor flux can be 
determined, as shown by the block diagram in Figure 
2. The angular slip frequency of the rotor flux is: 
{J)sl = Tr I imr I ......... ........... .(3) 
~ I .. 
Fig 2: Flux model in the rotor reference frame. 
5. SJMULATION RESULTS 
The analysis and simulation of the control algorithm 
was achieved using behavioral VHDL programs 
(appendix A). Figure 3 shows the waveform of the 
stator voltage versus time. Figures 4 and 5 illustrate. 
the time response of the rotating speed and the 
electromagnetic torque, when a start from zero speed 
is performed and at no load torque. During the 
transient state, the electromagnetic torque increases 
to its maximum value and once the speed reaches its 
reference the torque drops to approximately zero. 
Figure 6 shows a good tracking of the actual speed to 
the reference speed while figure 7 shows an expected 
torque and sector response. 
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6. CONCLUSIONS 
o 
Tim e (sec) 
A new approach has been developed for the modeling 
and design of a complete vector controlled induction 
motor drive system The simulation results of the 
VHDL model have been presented, proving an 
expected behavior of the motor modeJ. There are 
major advantages of the new approach, such as: 
• A unique environment for modeling, simulation 
and evaluation of complete drive systems, including 
controllers, power electronics and induction motors. 
• The same environment (VHDL) is used for the 
design itself of the digital controller achieving the 
vector control strategy and -for silicon (FPGA) 
implementation. 
• Fast design development and short time to market. 
• A CAD platform. independent model and design 
are being developed (VHDL operates with ASCII 
files) and therefore a valuable IP can be produced, in 
oro-relation with the modem principles of design reuse. 
• Concurrent engineering basic rules (unique EDA 
environment and common design database) are 
fulfilled. 
• The digital controller circuit design is currently 
being synthesized. XILINX FPGA implementation is 
targeted. 
• The extensive use of VHDL for drive systems 
modeling and simulation, in conjunction with accurate 
digital controllers design is foreseen for the near 
future. 
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APPENDIX A 
VBDL Motor Model File 
LIBRARY math; 
USE matb.matbtyLall; 
USE std.teroo.aD; 
- Electrical+mechanical model 
ENTITY motor IS 
PORT (vds,vqs,Tl: IN Real; 
ids,iqs,wr: OUT REAL); 
END motor; 
ARCHITECTURE arch_motor OF motor IS 
CONSTANT Rs: REAL := 5.9; 
CONSTANT Rr: REAL := 4.62; 
CONSTANT Is: REAL:= 0.831; 
CONSTANT 1r: REAL := 0.833; 
CONSTANT 1m: REAL := 0.809; 
CONSTANT jr: REAL:= 0.001; 
CONSTANT deltat:TIME:= 1000ns; 
CONSTANT dt: REAL :=1.0e-6; 
CONSTANT we: REAL ':= 50.0; 
CONSTANT p: REAL := 4.0; 
CONSTANT FG: REAL := 0.05; 
constant fiag:integer:= 1; 
- *** Speed controller *** 
CONSTANT 10: REAL :=0.05; 
CONSTANT kp: REAL :=1; 
- *** Torque Controller *** 
CONSTANT kit: REAL :=0.01; 
CONSTANT kpt: REAL :=1; 
- *** iy Current control1er *** 
CONSTANT kei: REAL :=3; 
CONSTANT kcp: REAL :=100; 
- *** ix current controller *** 
CONSTANT kixi: REAL :=3.8; 
CONSTANT k:ixp: REAL :=100.5; 
- *** Flux. controller *** 
CONSTANT kmei: REAL :=3.0; 
CONSTANT kmcp: REAL :=100.0; 
CONSTANT imref: REAL :=0.005; 
signal next_step: INTEGER := 1; 
signal vdsr,vqsr: REAL :=0.0; 
signal vdsr 1, vqsr 1: REAL :=0.0; 
signal tt:reaI:=LO; 
FILE outf: TEXT IS OUT "C:\motor.txt"; 
BEGIN 
PROCESS(nert _step) 
VARIABLE my_line: LINE; 
VARIABLE a,idsl,idss,iqsl,iqss: REAL:=O.O; 
VARIABLE idrl,idrr,iqrl,iqrr: REAL:=O.O; 
VARIABLE Te,wr1,wrr: REAL :=0.0; 
variable tetar,tr,imr,irnr1,isx,fluxr, 
isy, wmr,tetamr :reaJ:=O.O; 
VARIABLE di(difI, Trq,ert,teret:erti, 
isyref REAL :=0.0; 
VARIABLE cer,ceri,lss, vdx, vq,vsy,vdy: 
REAL :=0.0; 
VARIABLE mce,mcei,isxref REAL :=0.0; 
VARIABLE cxe,exei,vsx,vd: REAL :=0.0; 
variable t:real:=O.O; 
CONSTANT d_space: STRING :=" II. 
BEGIN 
IF next_ step= I THEN 
WRITE(my _line, we); 
WRITE (my_Iine,d_space); 
WRITE(my_Iine,wrr); 
WRITE (my _line,d _space); 
WRITE(my _line,vdsr); 
WRITE (my -1ine,d _space); 
WRITE(my -1ine, vds); 
WRITE (my_line,d_space); 
WRITE( my _line,tt); 
WRITE (my_line,d_space); 
WRITE(my_Iine,t); 
WRITE (my _Iine,d _space); 
WRITELINE( outt:my _line); 
END IF; 
Tr:-n11r; 
a:=(lm*1m-lr*ls); 
IF tt =1.0 then 
vdsr 1 <= vds; 
vqsrl <= vqs; 
tt<=O.O; 
else 
vdsrl <= vdsr; 
vqsrl <= vqsr; 
END IF; 
ids1 :=(rs*lr*idss-wrr*lm*lm*iqss-rr* 
lm*idrr -wrr*lr*lm *iqrr -1r*vdsr 1 )/a; 
iqsl:=(wrr*lm*lm*idss+rs*lr*iqss+wrr* 
lr*lm*idrr-rr*Im*iqrr-1r*vqsrl)/a; 
idr I :=-(rs*lm*idss-wrr*Im*ls *iqss-rr* 
ls*idrr-wrr*lr*ls*iqrr-Im*vdsrl)/a; 
iqr1:=-(wrr*lm*1s*idss+rs*lm*iqss+ 
wrr*lr*Is*idrr-rr*ls*iqrr-lm*vqsr 1 )/a; 
idss:=idss+(idsl *dt); 
iqss:=iqss+iqs1 *dt; 
idrr:=idn+idrl *dt; 
iqrr:=iqrr+iqr 1 *dt; 
Te:=p*(3.0/2.0)*lm*(iqss*idrr-idss* 
iqrr); 
wr 1:=(T e-Tl)/jr; 
wrr:=wrr+wrl *dt; 
tetar:=tetar+wrr*dt; 
t:=t+dt; 
- End of electrical+mechanical model 
- *** Vector Control *** 
imrl :=(isx-imr)ffr, 
imr.=imr+imrI *dt; 
fluxr:=lm *imr; 
if imr >0.0 then 
wmr.= wrr+(lsy/(Tr*imr»; 
end if; 
tetamr:=tetamr+wmr*dt; 
isx:=idss*cos(tetamr )+ 
iqss*sin(tetamr); 
isy:=-idss*sin( tetamr)+ 
iqss*cos(tetamr); 
- *** Speed control loop *** 
dif :=(wc-wrr); 
difi :=difi+dif*dt; 
teref:=(ki *difi+kp*dif); 
- *** Actual Torque *** 
Trq := p*(3.0/2.0)* 
Qm*lmIIr)*imr*isy; 
- *** Torque control *** 
ert:=teref-trq; 
erti:=erti+ert*dt; 
isyref:=(kit*erti+kpt*ert); 
- *** iy current control *** 
cer:= isyref-isy; 
ceri:=ceri+cer*dt; 
vsy:=(kci*ceri+kcp*cer); 
- *** Decoupling block *** 
lss:=ls-(lm *lmllr); 
vdy:=wmr*lss*isx+(ls-lss )*wmr*inrr; 
vdx:=-wmr*lss*isy; 
vq:=vsy+vdy; 
- *** Flux controller *** 
mce:=imref-imr; 
END conCmotor; 
mcei:=mcei+mce*dt; 
isxref:=(kmci * mcei+kmcp*mce ); 
- *** ix current controller *** 
cxe:=isx:ref-isx; 
cxei:=cxei+cx.e*dt; 
vsx.:=(kixi *cxei+kixp*cxe); 
vd:=vsx+vdx; 
-******************************* 
vdsr <= vd*cos(tetamr)-vq*sin(tetamr); 
vqsr <= vd*sin(tetamr)+vq*cos(tetamr); 
-******************************* 
IF next_step<500 THEN 
next_ step<=next_ step+ 1 AFTER deltat; 
ELSE 
next _ step<= 1 AFTER deltat; 
END IF; 
ids<=idss' ,
iqs<=iqss; 
wr<=wrr, 
END PROCESS; 
END arch_motor; 
CONFIGURA nON conf motor OF motor IS 
FOR arch motor 
END FOR; 
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Vector ControlSystem Design and Analysis Using VHDL 
M. Cirstea, A. Aounis, M. -McConnick, P. Urwin 
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The Gateway, Leicester, LEI 9BH, UK 
Abstract - The paper is concerned with a new approach to the 
modelling, simulation, design and implementation of a vector 
control strategy for induction motors. The novel technique uses a 
hardware description language (VHDL) as unique EDA 
environment for all phases of the design process. Easy FPGA 
prototyping is facilitated and the modular design allows the 
reuse of VHDL code for a range of vector control strategies. 
Simulation results are presented, validating the vector control 
scheme modeL 
I. INTRODUCTION 
Induction motors are perhaps the most rugged and best 
understood motors presently available. Due to the complexity 
of the equations describing their behaviour, · the control 
systems are complicated and expensive. On the other hand, it 
has been estimated that induction motors are used in 70-80% 
of all industrial drive applications due to their simple 
mechanical construction, low maintenance requirement and 
lower cost compared to brushless d.c. motors. 
General research in the area of induction motors control is 
characterised by a large variety of control methodologies [1], 
[2], [3]. Although many a.c. drives in use today adopt 
microprocessor/DSP based digital control [4], the 
implementation of current loop and PWM control are still tied 
to analogue control circuitry. This kind of control scheme has 
the advantages of fast dynamic response, but suffers the 
disadvantage of complex circuitry, limited functions and 
difficulty in circuit modification [5]. Recently, motor control 
employing ASICs/FPGAs is receiving increased attention. 
This paper presents a study of modelling, design and 
simulation of a reusable digital architecture for induction 
motor vector control, using VHDL and targeting FPGA 
implementation. 
11. SYSTEM MODELLING 
In order to obtain the performance required by servo 
applications, induction motor control is achieved using the 
vector control strategy. This allows high performance control 
of torque, speed or position to be achieved. The complete 
drive system was modelled, simulated and evaluated using 
Very High Speed Integrated Circuit Hardware Description 
Language (VHDL). This is now one of the most popular 
standard HDLs, comprehensively described in [6]. It is 
supported by all major Computer Aided Engineering (CAE) 
platforms and synthesis tools can compile VHDL designs into 
a large variety of target technologies. The approach presented 
in, this paper provides important advantages such as: wide 
compatibility of the design with respect to different CAE 
software tools, a large range of implementation technologies 
and the reuse of the VHDL code. FPGAs are implemented 
with regular flexible programmable architecture of 
Configurable Logic Blocks (CLBs) and have generous routing 
. resources to accommodate the most complex interconnected 
pattern. 
FPGAs are customised by loading configuration data into 
internal static memory cells. Reprogramming is possible an 
unlimited number of times. FPGAs are therefore ideal for 
shortening design and development cycles and offering a cost-
effective solution. The YHDL digital control solution 
presented in 1his paper is reusable as a whole or parts of it in 
different vector control architectures for induction motor 
control. 
111. DIGITAL CONTROLLER VHDL DESIGN 
High performance control of a.c. induction motors and 
permanent magnet synchronous motors most often relies on 
the principles of vector or Field Oriented Control (FOC). 
Vector controllers mainly aim to maintain the flux producing 
the direct component of the stator current space vector in 
phase with the rotor flux space vector under all operating 
conditions. The quadrature axis current component, which 
then lies in quadrature with the rotor flux vector, directly 
controls the torque developed by the machine. 
When correctly implemented, vector control permits the 
independent control of the torque and flux of 1he a.c. 
machines, in a manner identical to that of the separately 
excited d.c. motor. Most often there is no direct measurement 
of either the produced torque or flux, so the control is 
implemented by a closed loop current regulation structure 
known as the Indirect Rotor Field Oriented Controller [4]. 
Such a system is illustrated in Fig. I. 
Al1hough YHDL is a hardware description language and as 
such, it is used primarily for circuit design, it has the basic 
properties of any software programming language. A system 
model can therefore be initially developed. 
A vector control structure with the entity named "motor" 
can be configured in YHDL as: 
ENTiTY MOTOR IS 
PO.RT (vds,vqs,Tl ;jn real: 
ids, iqs,wr : i)U: real); 
END MOTOR; 
Wref 
Imref 
I:rnr 
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Fig.l Vector control principle ofa.c. machine 
The input signals of the model are voltages in the d-q axis . . 
as well as the load torque, while the currents in the d-q axis I a = ! a (1) 
(2) are the output signals. The differential equations of the a.c. 1 ( * 
d th al i{3 = r::;3 2 i h + ia) motor an e control gorithm are described in the '\/ .:; 
architecture. To verify the mathematical model, a VHDL 
functional simulation is performed, based on Euler's 
integration method. The results illustrated in Fig.2 show good 
tracking of the reference speed by the actual motor speed. 
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Fig.2 Simulated speed profile of the motor model 
IV. FPGA DESIGN FOR IMPLEMENTATION 
So far the design of FOC did not take into account the 
synthesis and implementation considerations and the 
limitations of the target technology. Before VHDL design can 
be synthesized, all the VHDL functions which are not 
synthesisable (e.g. declaring a REAL number) have to be 
eliminated and replaced with functions that can be translated 
into hardware. The controller is split into components, each 
perfomling a specific function. Two of these are discussed. 
A. Clark Transfonn 
The Clark transform (Fig.3) is based on the principle of using 
an intermediate coordinate system a, f3 and its phase 
current projections ia and i f3 . Therefore: 
The ADC samples the currents Cia and ih ) and converts 
them into a nine-bit signed binary number. Equation 1 is 
easily implemented in VHDL, while equation 2 is achieved as 
' purely combinational circuit using a single PROCESS 
statement. Entity "Clarktransform" is achieved by speci fying 
the input signals (ia' ib ), output signals (ialpha, iBeta)' and 
the data types: 
Eliti::·) C'iarktransfonn is 
. ' J 
Port ( 
ia,ib:1N Std_Logic_Vector (8 downto 0); 
ialpha,ibeta: OUT Std_Logie_Vector (9 downto 0); 
End Clarklransform: 
The functionality is described in the architecture body: 
begirt . 
ialpha<=(ia(8) & ia); 
ibeta-par<=(ib & .'0 ~ + ia; 
proci.~ss(ibetaJ.w.rj t 
variable out: std_logic_vector(21 downto 0); 
begin ' \ 
out := ibeta-par & zeroes(l2); 
out:= out - (ibeta-par & zeroes(lO)); 
out := out - (ibeta-par & zeroes(9)),· 
out := out - (ibeta,JJar & zeroes(7)),· 
out := out - (ibeta,JJar & zeroes(6)),· 
out := out - (ibeta-par & zeroes(l)); 
out := out - ibeta-par; 
ibeta<=out(21 downto 12); 
end process; 
The VHDL description was simulated (FigA) to confirm the 
correct behaviour. 
Zalpha 
1. beta 
FigJ Circuit of the 3phase- 2 axis current converter (Clarlc Transform) 
•• 
Fig.4 Simulated waveforms for 3-2 Clark transform 
B. Park Transform 
Park transformation is based on modifying the two phase 
orthogonal system (ex, {3) into the (d, q) rotating reference 
frame [7]. The relation between the two reference frames can 
be expressed as: 
iJd = ialpha * cos(teta) + i heta * sin(teta) (3) 
i Jq = -iaJpha * sin(teta) + i heta * cos(teta) (4) 
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The equations are represented in Fig.5 as a block diagram. 
The YHDL structure of Park transform consists of: control 
unit, multiplier, registers (1 to 4), adder, subtractor. 
Simulation results are illustrated in Fig.6. 
The two blocks presented in this section were then 
integrated with the others (Fig. 1 ), developed in a similar 
manner. The complete controller design was implemented in a 
single Xilinx FPGA (Spartan S40PQ208). Hardware tests are 
currently being performed, the first set of experiments 
showing a very good match of the simulation results. 
Fig.S Block diagram of digital presentation of Park transformation strucUlre 
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Fig.6 The overall simulated waveforms for Park transformation 
V. CONCLUSIONS 
A new approach has been developed for the modelling, 
design and analysis of a complete vector controlled induction 
motor drive. Two reusable VHDL modules are presented, 
together with simulation results. These prove an expected 
behaviour of the motor model. 
Some important advantages of the method are: 
• A unique , environment for modelling, simulation and 
evaluation of complete drive systems, including controllers, 
power electronics and induction motors. 
• The same environment (VHDL) is used for the design 
itself of the digital vector controller and for silicon (FPGA) 
implementation. 
• Fast design development and short time to market. 
• CAD platform independent models and designs are being 
developed (VHDL operates with ASCll files) and therefore 
valuable reusable IPs can be produced. 
The further development of holistic modelling methods 
based on hardware description languages for power systems 
analysis is envisaged by the authors. 
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, The development approach adopted for the system 
presented in this paper combines the vector control 
strategy with a new modelling and design approach. The 
coinplete drive system was modelled, simulated and 
evaluated using VHDL. Very High Speed Integrated 
Circuit Hardware Description Language (VHDL) is now 
one of the most popular standard HDLs, comprehensively 
described by Perry [6] and Navabi [7]. It is supported by 
all major Computer Aided Engineering (CAE) platforms 
and synthesis tools can compile VHDL designs into a 
large variety of target technologies. 
The complete system was modelled and simulated in 
VHDL and then the digital controller was designed using 
VHDL. This will be synthesised and downloaded into a 
XILINX FPGA for rapid prototyping._ The VHDL 
approach presented in this paper provides important 
advantages such as: wide compatibility of the design with 
respect to different CAE software tools (VHDL files are 
ASCII files), a large range of implementation technologies 
and the reuse of the VHDL code. 
3. The Field Oriented Control 
High performance control of a.c. induction motors and 
permanent magnet synchronous motors most often relies 
on the principles of vector or field oriented control. Vector 
controllers mainly aim to maintain the flux producing the 
direct component of the stator current 'space vector in 
phase with the rotor flux space vector under all operating 
conditions., The quadrature axis current components, 
which then lies in quadrature with the rotor flux vector, 
directly controls the torque developed by the machine. 
When correctly implemented, vector control permits the 
independent control :of the torque and the flux of the ac. 
maehtnes in a manner identical to the separately excited 
d.c. motor. 
Many different vector control structures are possible 
for a.c. induction motor depending on the desired 
performance level and the acceptable implementation. 
Both direct and indirect vector controller structures are 
possible, depending. on whether or not there is a 
direct measurement or estimation of the flux quantity, to 
which the current must be oriented. 
Most often there is no direct measurement of either 
the produced torque or flux so that the control is 
implemented by a closed loop current regulation whose 
references are derived from a feedforward control 
structure for the induction motor [8], knoWn as -the 
Indirect Rotor Field Oriented Controller. Such a system is 
illustrated in Fig.l. The Induction Machine is supplied l?¥ 
a "/ottage-source PWM inverter. The output voltages of \ . 
the inverter are controlled by a pulse width modulation 
technique. 
Fig. 1: Control principle scheme of a.c. machine. 
The flux model shown in Fig. 2 generates the angle 
P r ' which is used in the transformation blocks. 
Furthermore, the flux model is used to obtain the angular 
speed of the rotor flux OJmr and the modulus of the 
-
magnetizing current Ii mr I, since these are also used in the 
decoupling circuit The modulus of the rotor magnetizing 
current is also used to obtain the electromagnetic torque. 
Vector control works on the principle of measuring two 
phase currents ia.. ib and then the third one ic is 
calculated from ic = -Cia + ib ) and are transformed into 
current components in the (d,q) rotating frame. 
The speed controller, of type PI, provides the reference 
torque (teref)' The torque controller, again of PI type, 
gives the reference value of the quadrature axis stator 
current in the rotor flux oriented referenc~ frame (i ryrif ). 
The reference signal I imref I is compared with the actual 
value of the rotor magnetizing current and the error serves 
as input to the flux controller which is a PI controller. Its 
output is the direct axis stator current reference (i llrq ) . 
The error signals (i sxref - isx) and (i syref - i sy ) are the 
inputs to the respective current controllers. The outputs of 
. these controllers are added to the corresponding outputs of 
the decoupling circuits. Thus, the direct and the 
quadrature axis reference ' stator voltages v:rrq and 
v .• are obtained and therefore they have to be yreJ 
transformed by e jP r to obtain the two axis reference 
stator voltages in the stationary reference frame (v qrq , 
V dref)' This is followed by the 2-phase to 3-phase 
transformation. 
..... 
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i 
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, i' : .... ~., 
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4. The Flux Model 
The modulus and phase angle of the rotor flux phasor 
-
must be calculated to obtain romr and Ilmr I. -The space 
pbasor of the rotor magnetizing currents expressed in the 
magnetizing flux oriented reference frame [9] can be 
found from the following equation: 
. 
lry 
(f)mr = (j) r · + --~-
Tr I imr 
Based on the above equations a rotor flux can be 
determined, as shown by the block diagram in Fig. 2. The 
angular slip frequency of the rotor flux is: 
(j) sl = 
~. I 
.... 
Fig. 2: Flux model in the rotor reference frame. 
5. Simulation Results and Discussion 
The analysis and simulation of the control algorithm 
was achieved using behavioral VHDL programs 
(appendix A). Figure 3 shows the waveform of the stator 
voltage in time. Figures 4, 5 and 6 illustrate the time 
response of the rotating speed and the electromagnetic 
torque, when a start frOID zero speed is performed and at 
no load torque. 
During the transient state, the electromagnetic torque 
increases to its maximum value and once the speed 
reaches its reference the torque drops to approximately 
zero. Figure 6 shows a good tracking of the actual speed 
to the reference speed. 
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6. ConClusions 
At the time when this research work started VHDL-
AMS tools were not available, therefore, an original 
VHDL approach was developed for the modelling and 
design of a vector controlled induction motor drive 
system. The. simulation results are presented, proving an 
expected behaviour . of the motor model. Important 
advantages can be identified, such as: 
• A unique environment for modelling, simulation and 
evaluation of complete drive_ systems, including 
controllers, power electro~cs and induction motors. 
• The same environment (VHDL) is used for the design 
itself of the digital controller achieving the vector control 
strategy and for silicon (FPGA) implementation. 
• Fast design development and short. time to market 
• A CAD platform independent model and design are 
being developed (YHDL operates with ASCII files) and 
therefore a valuable IP can be produced, in co-relation 
with the modern principles of design reuse. 
• Concurrent engineering basic rules (unique EDA 
environment and common design database) are fulfilled. 
The digital controller circuit design is currently being 
synthesised. XILINX FPGA implementation is targeted. 
The extensive use of VHDL for drive systems modelling 
and simulation, in conjunction with accurate digital 
controllers design is foreseen for the near future. 
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Appendix A • VHDL Motor Model File 
LIBRARY math; 
USE math.mathtyx.all; 
USE std.taxtio.all; 
-- Electrical+mechanical model 
ENTITY motor IS 
PORT (vds,vqs,Tl: IN Real; 
ids, iqs, wr: Ot7'I' REAL); 
~ motor; 
ARCHITECTURE arch_motor OF motor· IS 
CONSTANT Rs: REAL := 5.9; 
CONS~ANT Rr: REAL := 4.62; 
CONSTANT ls: REAL := 0.831; 
CONSTANT lr: REAL := 0.833; . 
CONSTANT ~: REAL := 0.809; 
CONSTANT jr: REAL := 0.001; 
CONSTANT deltat:TrME:= 1000ns; 
CONSTANT dt: REAL :=1.0e-6; 
CONSTANT wc: REAL := 50.0; 
CONSTANT p: REAL := 4.0; 
CONSTANT FG: REAL := 0.05; 
constant flag: integer: =1; 
-- *** Speed controller *** 
CONSTANT ki: REAL :=0.05; 
CONSTANT kp: REAL :=1; 
-- *** Torque Controller *** 
CONSTANT kit: REAL :=0.01; 
CONSTANT kpt: REAL :=1; 
-- *** iy CUrrent controller 
CONSTANT kci: REAL :=3; 
CONSTANT kcp: REAL :=100; 
*** 
-- *** ix current controller *** 
CONSTANT kixi: REAL :=3.8; 
CONSTANT kixp: REAL :=100.5; 
-- *** Flux controller *** 
CONSTANT kmci: REAL :=3.0; 
CONSTANT kmcp: REAL :=100.0; 
CONSTANT imref: REAL :=0.005; 
signal next~step: INTEGER := 1; 
signal vdsr,vqsr: REAL :=0.0; 
signal vdsrl,vqsrl: REAL :=0.0; 
signal tt:real:=1.0; 
FILE outf: TEXT IS OUT "C:\motor.txt"; 
BEGIN 
PROCESS (naxt_step) 
VARIABLE my_line: LINE; 
VARIABLE a,idsl,id$s,iqsl,iqss: 
REAL:=O.O; 
VARIABLE idrl,idrr,iqrl,iqrr: 
REAL:=O.O; 
VARIABLE Te, wrl, wrr : REAL : = 0 . 0 ; 
variable tetar,tr,imr,imrl,isx,fluxr, 
isy,wmr,tetamr :real:=O.Oj 
VARIABLE dif,difi,Trq,ert,teref,erti, 
isyref: REAL :=0.0; 
VARIABLE cer,.ceri,lss,vdx,vq,vsy,vdy: 
REAL :=0.0; 
VARIABLE mce,mcei,isxref: REAL 
VARIABLE 'cxe,cxei,vsx,vd: REAL 
variable t:real:=O.O; 
CONSTANT d_space: STRING :=" 
BEGIN 
IF next~step=l THEN 
WRITE(my_line,wc); 
WRITE (my_line,d_space); 
WRITE(my_line,wrr); 
WRITE (my_line,d_space); 
WRITE(my_line,vdsr); 
WRITE (m.Y_line,d_space); 
WRITE(my_line,vds); 
WRITE (my_line,d_space); 
WRITE (my_line, tt)' ; 
WRITE (my_line,d_space); 
WRITE(my_line,t); 
WRITE (my_line,d_space); 
WRITELINE(outf,my_line); 
END :IF; 
'l'r:=rr/lr; 
a:=(~*Lm-lr*ls); 
IF tt =1.0 then 
vdsrl <= vds; 
vqsrl <= vqs; 
tt <=0.0; 
else 
vdsrl <= vdsr; 
vqsrl <= vqsr; 
END IF; 
:=0.0; 
:=0.0; 
If • , 
idsl:=(rs*lr*idss-wrr*~*1m*iqss-rr* 
Im*idrr-wrr*lr*1m*iqrr-lr*vdsrl)/a; 
iqsl::(wrr*1m*1m*idss+rs*lr*iqss+wrr* 
~(~ lr*lm*idrr-rr*lm.*iqrr-lr*vqsrl) 180; 
idr1:=-(rs*lm*idss-wrr*~*ls*iqss-rr* 
Is * idrr-wrr* lr*ls* iqrr-lm.*vdsrl) 180; 
iqrl:=-(wrr*lm*ls*idss+rs*lm*iqss+ 
wrr*lr*ls*idrr-rr*ls*iqrr-lm.*vqsrl) 180; 
idss:=idss+(idsl*dt); 
iqss:=iqss+iqsl*dt; 
idrr:=idrr+idrl*dt; 
iqrr::iqrr+iqrl*dt; 
Te:=p*(3.0/2.0)*lm*(iqss*idrr-idss* 
iqrr); . 
wrl: = ('l'e-Tl) 1 j r; 
wrr: =wrr+wrl*dt; 
tetar:=tetar+wrr*dt; 
t:=t+dtl 
End of electrical+mechanical model 
*** Vector Control *** 
imrl:=(isx-imr)/Tr; 
imr:=imr+imrl*dt; 
fluxr:=lm*imr; 
if imr >0.0 then 
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wmr:= wrr+(isy/(Tr*imr»; 
end if; 
tetamr:=tetamr+wmr*dt; 
isx:=idss*cos(tetamr)+ 
iqss*sin(tetamr); 
isy:=-idss*sin(tetamr)+ 
iqss*cos(tetamr); 
*** Speed control loop *** 
dif :=(wc-wrr); 
difi:=difi+dif*dt; 
teref:={ki*difi+kp*dif); 
*** Actual Torque *** 
Trq := p*{3.0/2.0)* 
(lm.*lm./lr)*imr*isy; 
*** Torque control *** 
ert:=teref-trq; 
erti:=erti+ert*dt; 
isyref:~(kit*erti+kpt*ert); 
*** iy current ' control *** 
cer:= isyref-isy; 
cer~:=ceri+cer*dt; 
vsy:=(kci*ceri+kcp*cer); 
*** Decoupling block *** 
lss:=ls-{lm.*lm./lr); 
vdY:~*lss*isx+(ls-lss)*wmr*imr; 
vdx:=-wmr*lss*isy; 
vq: =vsy+vdy; 
*** Flux controller *** 
mce:=imref-imr; 
mcei:=mcei+mce*dt; 
isxref:=(kmci*mcei+kmcp*mce); 
*** ix current controller *** 
cxe:=isxref-isx; 
cxei:=cxei+cxe*dt; 
vsx:=(kixi*cxei+kixp*cxe); 
vd: =vsx+vdx; 
******************************* 
vdsr <= vd*cos{tetamr)-vq*sin{tetamr); 
vqsr <= vd*sin{tetamr)+vq*cos(tetamr); 
-- ******************************* 
:IF next~step<500 THEN 
next_step<=next_step+l AFTER deltat; 
ELSE 
next_step<=l AFTER del tat; 
END :IF; 
ids<=idss; 
iqs<=iqss; 
wr<=wrr; 
END PROCESS; 
END arch_motor; 
CONFIGURATION conf_motor OF motor IS 
FOR arch_motor 
END FOR; 
END conf_motor; 
'. " " 
. :. 
::: ; .:: . .... ,:.: .. :.. \ ., ..... 
. :. c'· · · · '. 
.' 
.:,;.-: .. ::::<.:::.,,:, .:' 
Precision Motion DRIVES AND CONTROLS 2001 
EXHIBITION 
& CONFERENCE 
Session 2 
Chairman: Professor Barrie Jones, 
Aston University, UK . Tuesday, 13 March 
\ 
9.00 - 9.30 
9.30 - 9.40 
9.40-10.10 
I O. I 0-1 0.40 
10.40-1 1.00 
REGISTRATION 
Chainnan's introductory remarks 
Paper 1: New solutions for drive strategies for stepper motors 
Hideo Dhomeki, Oriental Motor Co., Japan 
Paper 2: A new Piezo electric inotor 'with unlimited travel 
Dr Giora Baum , Nanomoti.on, Germany 
COFFEE BREAK 
1 
( . 
I 1.00-1 1.30 Paper 3: Linear voice coil actuator technology is applied to linear brushless DC 
motors . . 10 
Mikhail Godkin PhD, BEl Kimco, USA ' 
I 1.30-12.00 Paper 4: A new control IC for five phase step motor drive systems 14 
12.00-2.15 
2.15-2.45 
145-3.15 
3.15-330 
. 3.30-4.00 
4.00-4.30 
4.30-5.00 
5.00-5.30 
. Kouhei Mortaka, Oriental Motor Co. Japan. Kazuhiro Takahasi, Sanken Electric, Japan 
Dan Jones, Incremotion, USA 
LUNCH & VISIT EXHIBITION 
(This includes time to visit the Poster session) 
Paper 5: Sensorless induction motor FPGA controller using polar co-ordinates 
Andrei Dinu, , M N Cirstea, M McConnick, A Aounis, De Montfort University, UK 
Paper 6: The application of brushless motor drives to fast response servo 
sYstems 
Dr Fred Gamer, Professor M J Goodwin, Professor T Ruxton, Stafford University, UK 
TEA BREAK 
Paper 7: Blending techniques 
Mirko Borich, Ilan Cohen, Kollmorgen, Israel 
Paper 8: Analysis and design of an integrated electric drive train for a flywheel 
powered ultra light rail bus 
J Wang, R Perryman, University of East London, UK 
Paper 9: DSP power gives new life to 30 year old linear encoder technology 
Dr Mark Hudman, Geoff Glasgow, Ewan Lee, Newall, UK 
Paper 10: Enhanced software techniques for selection of high performance drive 
systems . . ' . 
P A Littlehales, Aston University. UK J Durrant, Rockwell Automation, UK G Singh, Compro Ltd, India 
5.30 CLOSING REMARKS-
Drives and Controls Conference 2001 
13-15 March 2001 
ExC~1 ExhibitiC)n Centre London 
-
19 
25 
35 
40 
44 
50 
Sensorless Induction Motor FPGJ 
. Controller using Polar Coordinate~ 
Session 2 Paper 5 
A. Dinu Lecturer, M N Cirstea Senior Lecture 
M McCormick Head of Graduate Studies, A Aounis PhD Studen 
De Montfort University, Leicester LE1 9BH United Kingdol 
ABSTRACT 
This paper presents a simplified sensorless induction 
motor control strategy suitable for inexpensive low 
complexity FPGA hardware implementation. The new 
control strategy involves polar co-ordinates instead of 
the classical d-q axes thereby simplifying the 
transformations between stator and rotor flux co-
ordinates. Furthermore. the rotor flux orientation is not 
calculated in the classical manner but IT is approximated 
using an equivalent three-phase R-L-e circuit of the 
motor. The new sensorless speed control method has 
been tested by computer simulations and validated by 
practical experiments involving a XC 40 I OXL FPGA and 
a IkW motor. 
INTRODUCTION 
The large industrial use of induction motors has been 
stimulated over the years by their relatively low prices, 
low maintenance cost and high reliability. Consequently, a 
large number of induction motor control strategies have 
been developed [I]. The common approaches to the 
physical implementation of these control methods are 
the use of Digital Signal Pro~essors (OSPs). Application 
Specific Integrated Circuits (ASICs). Field Programmable 
Logic Arrays (FPGAs) or a combination of them. 
Attempts have already been made to involve FPGAs 
in the des'ign of motor controllers but they were not 
very efficient because several circuits needed to be used. 
:or instance. the strategy presented in T~]' requires the 
Implementation of a custom mathematical processor 
alongside WITh specialised control modules. and memory 
modules. The present paper analyses a new control 
strategy and demonstrates that it can be implemented as 
a single-FPGA controller thereby increasing the reliability 
of the system and simplifying both the design and the 
manufacturing process of the contI-oiler. The control 
strategy is devised in a manner that minimises the 
hardware imprementation complexity and is appropriate 
fo~ applications where extremely fast sp~ed changes are 
unne~essary (fans, pumps, automotive). 
THE SENSORLESS SPEED CONTROL STRATEGY 
The principles underlying the new sensorless spe€ 
control strategy are derived from a simpl ified R-L 
model of the induction motor. Thus, the motor 
described by an equivalent three-phase circUIT having 
resistor R, an inductor L and a voltage source e on eat 
phase.The behaviour of the R.-L-e circurt: is described I 
the space-vector equation 
Ri L di u" + -:+e 
- - dt - ( 
The equivalent circuit parameters, are related to tl 
motor in the manner illustrated by equations (2), whit 
can be readily demonstrated using the space vectc 
model of the induction motor expressed in stator cc 
ordinates. 
The common sensorless induction motor contr 
strategies are derived from the sensor-based tie 
oriented control methods, which have been extended 1 
include speed estimation aJgorithms [4]. All tie 
orientation methods require several transformations I 
the electromagnetic quantITies from the stator referenc 
frame into the flux reference frame, and back from tr 
flux reference frame into stator reference frame. Th 
implies matrix multiplications with vectors (2)<2 matric{ 
and 2x I vectors) and hence it necessitates a 1aI1 
amount of hardware resources. The calcula ic 
complexity involved by the control process can be muc 
reduced by using polar co-ordina es instead ( 
rectangular co-ordinates because the space vectc 
modules and the ph2Se shifts between space ectors ar 
invariant to reference frame transforma ·ons. Ho eVE 
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. for the fellowing mathematical investigatiqns, both the 
rectangular and the polar reference frames need to be 
used. . 
The proposed control strategy is first analysed for 
steady stCl.te and very slow transient eperation and then 
it is extended to. fast transient operation. The steady-
state control is summarised by three basic principles: 
• The motor operation is controlled by means of 
stator current frequency fs. and stator current amplitude 
Is' • The motor slip frequency fslp=fes-f"r is maintained 
co.nstant at a reference value Fslp=Qst/2Jt by modifying 
the stator current amplitude accerdingly. 
• The slip informatien is extracted by analysing the 
phase shift betw~en. space vectors e and i in the 
equivalent R-L-e circuit .. . 
, As a consequence of the prevIous prinCiples, the 
moter speed can be controlled in steady state or slow 
. transient operation by calculating the stator frequency 
according to the linear equation 
where p is the number of pairs of poles. 
2.1 The slip estimation method 
A rectangular reference frame oriented by the stater 
current is used to. demonstrate the effect of the motor 
slip frequency over the phase shift between vectors ~ 
and i in steady state. The reference frame is rotating with 
the synchronism speed so that the stator current always 
lies aleng the real axis and therefore it can be expressed 
as a real quantity IS'The general induction motor space 
vector medel in the synchronous rotating reference 
frame is described by system (4) while the differential 
equatien geverning the rotor current vector is (5). 
o syn R I d27D • 'PSytl 
... • s + + J91es ....;;:...$ dt . 
• S)'D d2rByD.f \nlTrsyn (4) 
= Rrlr + + N0es - ooei)!z..r dt 
')'II L I L .syn 
,.,. ,.+ m!.r 
Dms)'II L .,)'11 L I Q:!z ,.,. rk + m s 
di l)'D R · L _ dI ~ ;.: r' .syn m' , 
-+(-+Joo \; =--?~oolpI +-dt L sip J'..r L s, dt I 
r r ~ 
(5) 
. In steady-state operation, the motor currents are 
sinusoidal and have constant frequency, which entails 
circular trajecteries for the corresponding space vectors. 
Thus, the rotor current space vector is: 
(6) 
The -intemal voltage vector ~syn IS determined by 
substituting (6) in (2). Calculating the real and the 
imaginary part ef ~S)"I in steady-state yields 
(7) 
Therefore, the slip angular frequency (sip is linearly 
related to the real-te-imaginary ratio; 
(8) 
The diiference between the two vector arguments is 
independent ef the reference frame.Therefere, it is mere 
practical to calculate the slip angular frequency i ~~e 
stater reference frame: 
COalp = tan" [arg~' )- arg~:)]. ~r 
r 
(9) 
2.2 The slip control method 
For a given stator current amplitude Is, the lecus ef the 
vector ~syn in the cemplex plane is a pair of circles defined 
by (10). The circles are tangent to. the real axis in the 
origin of the reference frame (I). 
~e{~'Yn}) + ~m{~')1l} - R J = R 2 . = L~ 11m In 2L I~cs c r 
e s)'I1 ( Q slp3 ) 
ill e S)7J1 ( 0 ) 
( 10) 
I 
Re 
IV 
FieT.l. The locus of.e.syn in the com2.'.~.p.!~~ ... _ ........................ _ ...... _ .. _ .. _ .. _ .. _ 
• •• 9~ ........ ... · ••• ··-.... ••• .. •••••••••·••••· ••••••• 
Each quadrant in Fig. I correspends to. a cembina 'en 
of the stater angular frequency sign and the. slip ~gu l~ 
frequency sign. The stator angular frequency IS pos e In 
quadrants I and II and negative in III and IV. For each 
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'quadrant there is one reference slip angular frequency 
Q~ The reference values CIIP1 ' Q~lt QS!P3; and Qs1p4 have 
equal absolute values but different signs. 
The calculations referring to four quadrants can be 
reduced to equivalent calculations in only one quadrant 
due to the symmetry of the diagram.The transfomtation 
from four quadrants to one is carried out by replacing 
the real and imaginary parts of vector eS)'ll with their 
absolute values. The result is an equivalent voltage 
calculated according to 
(II) 
Maihtaining a constant slip angular frequency is 
equiva.lent to keeping the angle aeqv (Fig. 2).The relation 
between the reference slip angular frequency Qslp and 
the reference angle is defined in equation (12). Thus, the 
derivative of the stator current amplitude is calculated as 
a function of the error angle (!3"qv) illustrated in Fig. 2. 'The 
operation of the slip control loop is described in its 
simplest form by (I 3) where ~ is a positive constant 
ref (OIlpLr) a = arctan --'--
eq'I R 
r 
!dla = {KI.: ~eqv when II E (I._miD: I._mIX) dt 0, when II E (I._miD' I._max) ~. = arg~: (naJp )}- arg~:; (COslp)} 
(12) 
( 13) 
Therefore, the stator current amplitude is a means of 
controlling the motor slip. Increasing the stator current 
increases the torque, which entails a decrease of the slip 
angular frequency. Conversely. the slip can be increased 
by decreasing the stator current amplitude. For practical 
reasons, the current amplitude is maintained between 
acceptable limitS (Is-mn and Is-max). The lower limit is 
necessary to insure that the slip frequency can be 
calculated while the upper limit is set to protect the 
motor and the PWM inverter. ' 
IIml 
a ref eqv 
. ' 
!s IRel 
2.3. Extended control method for fast transients 
T'ne relation (3) between the stator frequency and 
motor speed is linear in steady state operation beca se, 
according to the presen ed control algorithm, the slip 
angular frequency w~ is maintained conStant However; 
wstp cannot be correctly estimated using relation (9) 
during fast transient operation because all the 
electromagnetic quantitIes including the in"emal vo age 
e'Y" undergo oscillations. These oscillations make the slip 
control difficult and limit the system dynami c 
performance.The transient response' can be improved by , 
using a quasi field-orientated control strategy without 
actually performing all the mathematical calculations 
nomtally required.Thus, the rotor flux orientation can be 
approximated based on the position of the intemal 
voltage vector esyn.The relation between the rotor flux '4'r 
and the intemal voltage eS)'ll is described by equation (14) 
which is derived from (2). 
')III ' Lm [ . sy1I • lTf 1)'11 ] ~ -L~ r11 + Jroar:!:.r , 
r 
(14) 
If the speed is larger than a few rotations per minute 
then esyn ,is approximately perpendicular on the rotor ~ux 
vector '4Jr because the rotor resistance can be neglected 
as compared to motor reactance. 
The field orientation solution is to control the rotor 
speed by altering' the stator ,current component iaq while 
keeping iSd constant ' According to the new control 
method, the same thing is approximately achieved by 
simultaneously changing the stator current angu lar 
frequency Wes and the stator current amplitude I" If Y is 
the angle between the rotor flux and the stator current 
(Fig. 3) then the two stator current components can be 
written as: 
{
iad = II . cos 'Y 
i =1 ·siny aq I 
.( 15) 
The derivatives of the stator current components 
during transient are given by , 
di.t dll I' dr 0 
-=-COS1- smy·-= 
dt dt • dt 
di dI. dr 
--.!!... = _I sm)' + I cos r . -
dt dt • dt 
( 16) 
1m 
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Equation (17) derive? from the system (16) 
demon~rates the r~latlon between the torque 
generating component Isq and the angle y for the rotor 
flux orientated vector control strategy. , 
diqa 1 1 . dy 
. dt'~' tgy·siny+cosy - dt (17) 
It can be demonstrated that the angle y undergoes 
damped oscillations during any of the induction motor. 
However, modifications of the stator frequency fs create 
larger amplitude oscillations than the modifications of the 
stator currenf amplitude. On the other hand, if the 
dwe./dt is not excessively large and jf constant ~ in (13) 
is sufficiently small, then the transient is overdamped and 
dy/dt is approximately proportional with droeJdt 
Therefore, good dynamic performance can be obtained 
without ·explicitly using field oriented vector control 
methods if roes is controlled in a manner that adequately 
takes into account the values of y and Is. ' 
According to equation (17), dy/dt (and implicitly 
dwjdt), need to decrease with the increase of the angle 
y. On the Qther hand any conclusion referring to dcoes/dt 
is only valid if the stator frequency variations is not too 
fast. Consequently, the solution proposed here is 
mathematically expressed by (18) where ael:lv='1tI2-yetf'l 
and F is a non-linear function of ael:lV and Iso 
{
dIDes = sign(ro:r (t) + n slp - roes)' F(Is' a eqv ) (18) F~: ' (Xeqv ) > 0 
ThIs solution ensures that the variations of the stator 
current frequency are related with the values of 
parameters y and Is and in the same time dcoe/dt is 
limited to values that validate the previous 
approximations. There are several acceptable versions of 
function F that approximate the vector control strategies ' 
with different degrees of accuracy. The simplest form of 
function F that generates reasonable control 
performance depends on the CleClV alone 
( )_ {KJ . (Xcqv + Kl if aeqv > alliin F I" a.eqv - • < ( I 9) K z If aeqv - alnin 
where K
" 
K2 and amin depend on the motor 
parameters and on the required dynamic performance 
of the drive system. The constant K, couples the current 
control loop with the slip control loop. When K, is larger 
than zero quasi field-oriented control strategy is 
obtained while K,=O leads to a quasi scalar control 
~tegy. The adopted simple piecewise linear function ' 
(Illustrated in Ag. 4) has the advantage that it minimises 
the hardware implementation complexity. 
. ( Fea) I 
K2 r-------' 
o a 
Th~ speed ~ontrol strategy can be further ~fined by 
replaCing the Simple expression in (13) with a function 
depending both on beqv and on the stator current 
amplitude Iso A constant ~ cannot generate 0 " lal 
results for all the motor currents in the range (I .. rm: I~. 
The motor steady-state torque is proportional to 15 so 
tha~ t~e same d.erivative dljdt produces different torque 
variations for different 'values of I, as demonstrated by 
relations (20). 
T=f{o ).J2:=>dT =21 .fro ).dls 
\peqv s dt S \peqv dt (20) 
The effect is a slow dynamic response of the motor 
when the current is close to I .. mln and a very fast one 
when the current is close to I.-<N><' Thus, to optimise the 
motor response, relation (13) can be replaced by (21). 
This requires that the motor derivative does not depend 
on the stator current amplitude. ' 
~ = {KI .~eqv lIs ~ I, E (Is-min: Is-a.J 
cit 0 If I, ~ (Is-min' I 1-1TAX) (21 ) 
This improved control strategy insures the same 
dynamic parameters both at small stator currents 2{ 'at 
large stator currents because the torque derivative , ~ ,lot 
dependent on the stator current amplftude . (see (22»). 
dT ~) dIs 
-=21·f ·-=2KJ·~ dt s eqv dt eqv (22) 
In conclusion, the complete sensorless induction 
motor control algorithm developed here comprises a 
speed control procedure described by equa io s (18) 
and (19) and a current control procedure expressed by 
(21). These equations are less complex than a typical 
sensorless vector control model and therefore they are 
easier to implement into hardware. 
3. VHDL Modelling and Simulation 
The complete drive system including the analogue and 
the dioftal elements was mode lled, simula ed, eva! a·ed 
o 
and implemented using VHDL [3]. Thus, the HDL code 
developed includes the digital con rol er a simpI' ed 
PWM inverter model and a motor mo el based on ' e 
standard space vector, equations. The in egra '0 0 e 
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differential motor equations was carried out using Euler's 
method. This modelling approach provides imporLant 
advantages because the design is cc;>mpatible with many 
CAE software tools, a large range of implementation 
techn'ologies are available and the VHDL controller 
modules can be reused for ~ther applications. To verify 
the controller model, VHDL 'simulations of the complete 
'system were performed and the resulting numerical 
values were exported to MATLAB. 
The operation of the complete sensorless induction 
motor drive system has been tested and validated by 
simulation for a large variety Qf parameters and 
conditions. The simulation results in Fig. 5 and Fig. 6 refer 
'to a two-pole I 1 kW induction motor with the following 
parameters: Rs=0.371 0, R,.=0.415 0, L.o=2.72 mH, 
Ln,=3.3 mH, Ln,=S4.33 mH,J=0.02 kgOm2.The presented 
results compare the behaviour of the same induction 
motor when controlled by a quasi tield-oriented control 
strategy (K2>0) and by a quasi-scalar control str:ategy 
(K2=O). The superiority of the former compared t~ the 
latter is demonstrated by the much shorter transients 
that it is capable to generate. 
S~iP~e~~(~~~~S]~'-__ -' __ -' ____ r-__ .-__ -r __ ~ 3eo.-
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indicated in (IS) correlated w ith (19). Fester transier 
may be obtained IT F depends both on Is and ,~a tJ 
expense of increasing the hardware implementa""ic 
complexity. The very slow motor acceleration ar 
deceleration in Fig. 6 is due to t1e lack of correlatic 
betwe~n the two control loops conducing 1 
inappropriate values for dwe/dt which 'force' the systeJ 
to generate a dynamic response beyond its limits. Tr 
phenomenon can be eliminated by using a slightly smaJlE 
value for K2 but the results cannot be improved to th 
level obtained using the quasi filed-oriented contre 
strategy. 
4. Hardware Imprementation and Practical Tests 
FPGAs are ideal for ' shortening the design anI 
development cycles and they allow the exploitation c 
the parallel processing enabled by hardwan 
implementation. The presented control strategy wa 
implemented in a Xilinx XC40 I OXL FPGA containin: 
the equivalent of 10,000 logic gates. The hardwan 
structure obtained after the synthesis covers 99% of th( 
chip and it operates at a clock frequency of 12 MHz.. 
The implementation is organised in four t ier! 
illustrated in Fig. 7. TierO generates a space vector 0-
constant amplitude rotating with the variable angulal 
speed indicated by the required to the stator curren1 
vector. The space vector is given by its real and imaginaIJ 
components that are generated using the differentia 
modulation technique to minimise the implementation, 
Thus, the look-up table inCluded in TierO contains the 
differences between two consecutive samples instead 01 
the samples themselves which allows generating 9-bit 
sinusoidal signals using reduced 3-bit entries. Tier I 
multiplies the space vector generated by TierO with the 
reference amplitude of the stator current Is while Tier2 
generates the corresponding switching pattern for th.e 
PWMinverter. The stator frequency control loop IS 
implemented by Tier3. Low complexity hardware 
implemented neural networks are used ~or the 
calculation of the space vector arguments (relation (9)), 
for on-line estimation of the inductance L in the R-L-e 
circuit [5] and for the efficient current control [6J. [7]. 
a(~~p~l: a~~g~~~:le%~~~ b;~~:~~~f~~y d~j~t: Ei.eJr':! .. ~~~~.'!!P.1!C':.~'!!E~.?Lrtc.·. _~?:.,?~~n.e_-------- . -.-
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Practical tests performed with a I kW motor 
validated the theoretical considerations underlying the 
new control approach.They are similar to the simulq.tion 
results and prove the feasibility of the proposed FPGA 
controller. The ripples present in Fig. 8 and Fig. 9 are due 
to the imperfection of the measurement system used. 
They do not . reflect real variations of the motor torque 
and speed. 
E(~:.?'.:!!:'~ .. 9.~~~.~.~p'.~~9.~!1H.P..~~~~"." .................................................. " .... . 
~t?_::l!~ .. ~!:p..0.~.Q~~.?f..~~1c:.9.d...~f?9D:~ ..................................... M ......... " ... _ 
5. Conclusions 
The main advantage of the quasi field-oriented con~rol 
strategy presented in this paper is the low mathematical 
complexitY, which simplifies the digital ha~dwar.e 
implementation. The control quality obtainable with this 
approach is intermediate between the results of the 
sensorless scalar approach and those generated by 
sensorless field-oriented control. The proposed strategy 
is SUITable to many industrial applications that require low 
cost implementations without the need for extremely 
high dynamic performance (fans, pumps). This speed 
control approach requires that vector .e has an 
acceptable amplit,ude to allow the calculation of the 
angle ,n, As demonstrated by equation system (I 0) the 
amplitude of the intemal load voltage is proportional to 
the ~tor angular frequency roes and to the stator cur~nt 
amplrtude Ir According to the presented theoretical 
considerations, the stator angular freque cy wes is larger 
than zero at zero rotor speed: in this case rt eq als the 
reference slip angular frequency (coes=Q~).Therefore, the 
calculations can be theoretically performed even at zero 
rotor speed. Practically, the control quaJity at low speeds 
depend's on the number of brts generated by the N O 
converters and the width of t he intemal busses 0" the 
controller. 
The most important parameters affecting the control 
algorithm precision are the rotor resistance and the 
stator resistance. The rotor resistance variations directly 
affect the slip calculations (see equation (9)) based on 
vector e. On the other hand, the stator resistance 
variations affect the precision in calculating the vector e 
itself (the calculation is based on equation (I )). An 
increased rotor resistance leads to a negative speed 
error in steady-state operation while increased stator 
resistance generates a positive speed error. Both 
resistances increase simultaneously during the motor 
operation, and therefore the two elTOrs partially q -el 
out. However, the implementation of a simple resisti:l.J Ice 
estimator is envisaged by authors to increase the speed 
calculation accuracy. The estimator will use I, 'and the 
rotor speed COr as inputs because they are the main 
quantities that determine the heat generation and the 
heat dispersion respectively. 
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Appendix A 
************************************************************************* 
************************************************************************* 
**************** VHDLCode **************** 
************************************************************************* 
************************************************************************* 
LIBRARY math; 
USE math.mathtyx.all; 
USE std.textio.all; 
-- Electrical+mechanical model 
ENTITY motor IS 
PORT (vds,vqs,Tl: IN Real; 
ids,iqs,wr: OUT REAL); 
END motor; 
ARCHITECTURE arch_motor OF motor IS 
CONSTANT Rs: REAL. 5.9; 
CONSTANT Rr: REAL. 4.62; 
CONSTANT ls: REAL. 0.831; 
CONSTANT lr: REAL. 0.833; 
CONSTANT 1m: REAL .- 0.809; 
CONSTANT Jr: REAL. 0.001; 
CONSTANT deltat:TIME:= 1000ns; 
CONSTANT dt: REAL :=1.0e-6; 
CONSTANT wc: REAL := 50.0; 
CONSTANT p: REAL := 4.0; 
CONSTANT FG: REAL := 0.05; 
constant flag:integer:=l; 
-- *** Speed controller *** 
CONSTANT ki: REAL :=0.2; 
CONSTANT kp: REAL :=1.2; 
-- *** Torque Controller *** 
CONSTANT kit: REAL :=0.2; 
CONSTANT kpt: REAL :=1.2; 
11 *** -- *** iy Current contro er 
CONSTANT kci: REAL :=2.0; 
CONSTANT kcp: REAL :=12.5; 
-- *** ix current controller *** 
CONSTANT kixi: REAL :=0.8; 
CONSTANT kixp: REAL :=160.5; 
-- *** Flux controller *** 
CONSTANT kmci: REAL :=100.0; 
CONSTANT kmcp: REAL :=2000.0; 
CONSTANT imref: REAL :=0.005; 
signal next_step: INTEGER := 1; 
signal vdsr,vqsr: REAL :=0.0; 
signal vdsr1,vqsr1: REAL :=0.0; 
signal tt:real:=1.0; 
Aounis A 
FILE outf: TEXT IS OUT "C : \ mo t or.tx t "; 
BEGIN 
PROCESS (next_step) 
VARIABLE my_line: LINE; 
VARIABLE a,ids1,idss,iqs1,iqss: REAL:= O. O; 
VARIABLE idr1,idrr,iqr1,iqrr: REAL:= O. O; 
VARIABLE Te,wr1,wrr: REAL :=0.0; 
variable tetar,tr,imr,imr1,isx,fluxr, 
isy,wrnr,tetamr :real:=O.O; 
VARIABLE dif,difi,Trq,ert,teref,erti, 
isyref: REAL :=0.0; 
VARIABLE cer,ceri,lss,vdx,vq,vsy,vdy: 
REAL :=0.0; 
VARIABLE mce,mcei,isxref: REAL :=0.0; 
VARIABLE cxe,cxei,vsx,vd: REAL :=0.0; 
variable t:real:=O.O; 
CONSTANT d_space: STRING :=" "; 
BEGIN 
IF next_step=l THEN 
WRITE (my_line,wc) ; 
WRITE (my_line,d_space)i 
WRITE(my_line,wrr)i 
WRITE (my_line,d_space)i 
WRITE (my_line,vdsr) i 
WRITE (my_line,d_space); 
WRITE (my_line,vds) ; 
WRITE (my_line,d_space) i 
WRITE(my_line,tt)i 
WRITE (my_line,d_space); 
WRITE(my_line,t) ; 
WRITE (my_line,d_space) i 
WRITELINE(outf,my_line) i 
END IF; 
Tr:=Lr/rr; 
a:=(lm*lm-lr*ls); 
IF tt =1.0 then 
vdsr1 <= vds; 
vqsr1 <= vqs; 
tt <= 0.0; 
else 
vdsr1 <= vdsr; 
vqsr1 <= vqsr; 
END IF; 
idsl:=(rs*lr*idss-wrr*lm*lm*iqss-rr* 
lm*idrr-wrr*lr*lm*iqrr-lr*vdsrl) / a; 
iqsl:=(wrr*lm*lrn*idss+rs*lr*iqss+wrr * 
lr*lm*idrr-rr*lrn*iqrr-lr*vqsrl) / a; 
. 1 * ' r* ldrl:=-(rs*lrn*idss-wrr*lm* s lqss-r 
lS*idrr-wrr*lr*ls*iqrr-lm*vds rl) / a; 
Aounis A 
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iqrl:=-(wrr*lm*ls*idss+rs*lm*iqss+ 
wrr*lr*ls*idrr-rr*ls*iqrr-lm*vqsrl)/a; 
idss:=idss+(idsl*dt); 
iqss:=iqss+iqsl*dt; 
idrr:=idrr+idrl*dt; 
iqrr:=iqrr+iqrl*dt; 
Te:=p*(3.0/2.0)*lm*(iqss*idrr-idss* 
iqrr) ; 
wrl:=(Te-Tl)/jr; 
wrr:=wrr+wrl*dt; 
tetar:=tetar+wrr*dt; 
t:=t+dt; 
End of electrical+mechanical model 
*** Vector Control *** 
imrl:=(isx-imr)/Tr; 
imr:=imr+imrl*dt; 
fluxr:=lm*imr; 
if imr >0.0 then 
wmr:= wrr+(isy/(Tr*imr)); 
end if; 
tetamr:=tetamr+wmr*dt; 
isx:=idss*cos(tetamr)+ 
iqss*sin(tetamr) ; 
isy:=-idss*sin(tetamr)+ 
iqss*cos(tetamr) ; 
*** Speed control loop *** 
dif :=(wc-wrr); 
difi:=difi+dif*dt; 
teref:=(ki*difi+kp*dif); 
*** Actual Torque *** 
Trq := p*(3.0/2.0)* 
(lm*lm/lr)*imr*isy; 
*** Torque control *** 
ert:=teref-trq; 
erti:=erti+ert*dt; 
isyref:=(kit*erti+kpt*ert); 
*** iy current control *** 
cer:= isyref-isy; 
ceri:=ceri+cer*dt; 
vsy:=(kci*ceri+kcp*cer) ; 
*** Decoupling block *** 
lss:=ls-(lm*lm/lr) ; 
vdy:=wmr*lss*isx+(ls-lss)*wmr*imr; 
vdx:=-wmr*lss*isy; 
vq:=vsy+vdy; 
Aounis A 
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*** Flux controller *** 
mce:=imref-imr; 
mcei:=mcei+mce*dt; 
isxref:=(kmci*mcei+kmcp*mce); 
*** ix current controller *** 
cxe:=isxref-isx; 
cxei:=cxei+cxe*dt; 
vsx:=(kixi*cxei+kixp*cxe); 
vd:=vsx+vdx; 
******************************* 
vdsr <= vd*cos(tetamr)-vq*sin(tetamr); 
vqsr <= vd*sin(tetamr)+vq*cos(tetamr); 
******************************* 
IF next_step<500 THEN 
next_step<=next_step+l AFTER del tat; 
ELSE 
next_step<=l AFTER del tat; 
END IF; 
ids<=idss; 
iqs<=iqss; 
wr<=wrr; 
END PROCESS; 
END arch_motor; 
CONFIGURATION conf motor 
FOR arch motor 
END FOR; 
Aounis A 
OF motor IS 
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Appendix B 
************************************************************************* 
************************************************************************* 
** The structural description of the FOe *** 
************************************************************************* 
************************************************************************* 
LIBRARY IEEE; 
USE IEEE.std_Iogic_1164.ALL; 
USE IEEE.std_Iogic_signed.ALL; 
......................................................................................................................... 
-- ............................ """"""""""""""""""""""""""""""""""""""""""""""""""""""."."".""".""""""""." .. "",, .......... ,, .. ,, 
-- Main Program 
.......................................................................................................................... 
-- """ .. "" .... """"""""""""" .. """""""""""""""""""""""""""""""""""" .. """"""""""""""""""""""."""".""""." .... "."""",,.,, .. ,, ....... . 
ENTITY main51 IS 
PORT( 
ia,ib:in std_Iogic_ vector (8 downto 0); 
qa,qb:in std_Iogic_ vector (7 down to 0); 
imr,iqs,ids: out std_Iogic_ vector(10 downto 0); 
imref:in std_Iogic_ vector( 1 0 downto 0); 
speed: in std_Iogic_ vector(10 downto 0); 
refspeed: in std_Iogic_ vector(10 downto 0); 
vsdreff:out std_Iogic_ vector (10 downto 0); 
vsqreff:out std_Iogic_ vector (10 downto 0); 
starttout std_Iogic; 
Breset,Bc1k:in std_Iogic; 
enable:in std_logic; 
startinout std_Iogic; 
Tl,T2,T3,T4,T5,T6:out std_Iogic; 
div:out std_Iogic_ vector (10 downto 0)); 
END main51; 
ARCHITECTURE main51_arch of main51 IS 
--###################################################### 
component testbench5 IS 
PORT(clk:in std_Iogic; 
signal startt:out std_Iogic; 
signal ia,ib:out STD_LOGIC_ VECTOR (7 downto 0) 
); 
END component; 
--#################################################### 
component clrktransform is 
port ( 
ia,ib: in STD_LOGIC_ VECTOR (7 downto 0); 
ialpha: out STD_LOGIC_ VECTOR(8 downto 0); 
ibeta: out STD _LOGIC_ VECTOR(8 downto 0) 
); 
end component; 
component smultiplier is 
Aounis A B1 
generic( 
n: in integer:=9; -- The operand length 
m: in integer :=8; -- The result length 
step_Iength:in integer:=l 
); 
porte a:in std_Iogic_ vector (8 downto 0); 
b:in std_Iogic_ vector (7 downto 0); 
prod:out std_logic_vector (16 downto 0); 
clk,start:in std_logic; 
ready:out std_Iogic); 
end component; 
component ctr 1 IS 
PORTe clk:in std_logic; 
readyc,readycl,readyc2,readyc3 : in std_Iogic; 
Idl :out std_logic; 
Id2:out std_logic; 
Id3:out std_logic; 
Id4:out std_logic; 
startd:out std_Iogic); 
END component; 
component reg 1 is 
PORTe ldll,reset : in std_logic; 
in_regl :in std_logic_ vector(9 downto 0); 
oucregl :out std_logic_ vector(9 downto 0»; 
end component; 
component reg2 is 
PORTe Idl2,reset : in std_logic; 
in_reg2:in std_logic_ vector(9 downto 0); 
oUCreg2:out std_logic_vector(9 downto 0»; 
end component; 
component reg3 is 
PORTe Idl3,reset : in std_Iogic; 
in_reg3:in std_Iogic_ vector(9 downto 0); 
ouCreg3:out std_Iogic_ vector(9 downto 0»; 
end component; 
component reg4 is 
PORTe Idl4,reset : in std_Iogic; 
in_reg4:in std_Iogic_ vector(9 downto 0); 
ouCreg4:out std_Iogic_vector(9 downto 0»; 
end component; 
component addr IS 
.4ppendix - B 
PORTe resetin std_Iogic; '. . 
out_regll,out_reg12,out_reg13,oucreg l4: in std_logIC_ vector (9 do\\ nto 0). 
ids:out std logic vector(lO downto 0); 
Aounis A 
iqs:out std_logic_ vector(1 0 downto 0»; 
END component; 
component tst31 is 
port ( clk,reset: in std_logic; 
ids:in std_logic_ vector (10 downto 0); 
irnr:out std_logic_vector (10 downto 0)); 
end component; 
--########################################## 
component divider is 
port ( 
a: in STD_LOGIC_ VECTOR (10 downto 0); 
b: in STD_LOGIC_ VECTOR (10 downto 0); 
div: out STD_LOGIC_ VECTOR (10 downto 0);--12 
clk,start: in STD _LOGIC; 
ready: out STD _LOGIC 
); 
end component; 
--######################################### 
--component Di videra is 
-- port ( 
CLK: in std_logic; 
RESET: in std_logic;-
dividend: in std_logic_ vector(11 downto 0); 
divisor: in std_logic_ vector(11 downto 0); 
re:out std_logic; 
result: out std_logic_ vector(11 downto 0»; 
--end component; 
--(n-2 downto 0);--13 
--(mel downto 0);--7 
--(mel downto 0));--7 
-- *************** component Kt.const **************** 
component dat2 is 
port (clk,reset:in std_logic; 
in2: in STD_LOGIC_ VECTOR (10 downto 0); 
out2: out STD_LOGIC_ VECTOR(10 downto 0)); 
end component; 
-- *************** End component ******************** 
component tetaa is 
port ( clk,reset: in std_logic; 
speed:in std_logic_ vector (10 downto 0); 
slip:in std_logic_ vector (10 downto 0); 
teta:out std_logic_ vector (10 downto 0)); 
end component; 
--************************************************** 
component ctrm 1 IS 
PORTe readyl : in std_logic; 
startp:out std_logic 
); 
Aounis A 
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END component; 
--**************************************************** 
component sin_rom IS 
PORTe clk,reset,enable : in std_Iogic; 
A: IN std_Iogic_vector(10 DOWNTO 0);-- it was 10 
q:out std_Iogic_ vector(7 down to 0); 
ql: out std_Iogic_ vector(7 downto 0)); 
END component; 
--***************************************************** 
component speed_regulator is 
port ( readys,reset: in std_Iogic; 
speed:in std_Iogic_ vector (10 downto 0); --10 
isq:in std_Iogic_ vector (10 downto 0); --10 
isd:in std_Iogic_ vector (10 downto 0); --10 
im:in std_Iogic_vector (10 downto 0); --10 
imref:in std_Iogic_vector (10 downto 0); --10 
refspeed:in std_Iogic_ vector (10 downto 0); --10 
isdref:out std_Iogic_ vector (10 downto 0); --10 
vsdref:out std_Iogic_vector (10 downto 0); --10 
isqref:out std_Iogic_vector (10 downto 0); -- it was 21 
vsqref:out std_Iogic_ vector (10 downto 0)); -- it was 21 
end component; 
--#################################################### 
component main511 IS 
PORTe 
vsqrefl,vsdrefl:in std_Iogic_vector(10 downto 0); 
qa,qb: in std_Iogic_ vector(7 downto 0); 
Breset,Bclk:in std_Iogic; 
startp:in std_Iogic; 
Trl,Tr2,Tr3,Tr4,Tr5,Tr6:out std_Iogic); 
END component; 
--**************************************** 
signal ia,ib: std_Iogic_ vector (7 downto 0); 
signal qa,qb: std_Iogic_ vector(7 downto 0); 
signal ialphl,ibetal: std_Iogic_ vector(8 downto 0); 
signal prodz,prodzl,prodz2,prodz3: std_Iogic_ vector(16 downto 0); 
signal outrll ,outr12,outr13,outr14: std_Iogic_ vector(9 downto 0); 
signal vsqrefl,vsdrefl: std_Iogic_ vector(10 downto 0); 
signal im,idsl,iqsl: std_Iogic_vector(10 downto 0); 
signal divl: std_Iogic_ vector(10 downto 0); 
signal slipf: std_Iogic_vector(10 downto 0); 
signal tetam: std_Iogic_ vector(10 downto 0); . 
signal readym,readyml,readym2,readym3,readyc,readyd,startp:std-logic: 
signalldll ,ld12,ld13,ld14,ldd7 ,ldd8,ldd9,startdiv:std_logic; 
signal z,zl,z2,z3:std_Iogic_ vector(9 downto 0); 
signal isdreff: std logic vector (10 downto 0); 
Aounis A 
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signal isqreff: std_Iogic_ vector (10 downto 0); 
begin 
*************** 
Tb:testbench5 port map(bclk,start,ia,ib); 
**************** 
PT:elrktransform port map(ia,ib,ialph1 ,ibetal); -- Clark transformation 
************** park transformation ****************** 
u1:Srnultiplier port map(ibeta1,qb,prodz,belk,start,readyrn); -- ibeta * cos.teta 
u2:Srnultiplier port map(ialph1 ,qa,prodz1 ,bclk,start,readyml); -- ialph * sin.teta 
u3:Srnultiplier port map(ialph1,qb,prodz2,bclk,start,readym2); -- ialph * cos.teta 
u4:Srnultiplier port map(ibeta1 ,qa,prodz3,belk,start,readym3); -- ibeta * sin.teta 
z<=prodz(16 downto 7); 
zl<=prodz1(16 downto 7); 
z2<=prodz2(16 downto 7); 
z3<=prodz3(16 downto 7); 
A.ppendix - B 
ctctrl port map(bclk,readym,readym1,readym2,readym3,ldll ,ld12,ld 13,ld 14,startdiv):--
readym blocked 
re:reg1 port map(ld1 1,breset,zl,outr1 1); --ld11 
re2:reg2 port map(ld 1 2,breset,z2,outr12);--ld1 2 
re3:reg3 port map(ld13,breset,z3,outr13);--ld13 
re4:reg4 port map(ld14,breset,z,outr14);--ld14 
add:addr port map(breset,outr11,outr12,outr13,outr14,idsl,iqsl); -- to calculate ids and iqs 
*********************************************************** 
u6:tst31 port map(readym,breset,ids1,im); -- readym instead of elk 
--d1:dividera port map(elk,reset,iqs1,im,divl); 
d1:divider port map(iqs1,im,div1,bclk,startdiv,readyd); 
************************************************************************* 
************ 
u12:dat2 port map(readym,breset,div1,slipf); 
u13:tetaa port map(readym,breset,speed,slipf,tetarn);-- Idd7 instead of elk 
u14:sin_rom port map(bclk,breset,enable,tetam,qa,qb); 
u15:speed_regulator port 
map(readym,breset,speed,iq s 1 ,ids 1 ,im,imref,refspeed,isdreff, vsdrefl ,isqreff. vsqrefl ); 
--******************************************************* 
ctm:ctrml port map(readym,startp);--readym blocked 
mm5: main51l port map(vsqrefl ,vsdrefl,qa,qb,Breset,belk,startp,Tl ,T2,T3,T 4,T5,T6); .. 
***********************************************************************~* 
************* 
ids<=ids1' , 
iqs<=iqsl; 
Imr<=im' , 
div<=divl' , 
startt<=startp; 
vsqreff<=vsqrefl ; 
Aounis A 
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vsdreff<=vsdrefl ; 
end main51_arch; 
~:~~~;~~:;~~~~f~;;;;':: ~~~:::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 
:::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 
library IEEE; 
use IEEE.std_Iogic_1164.all; 
use IEEE.std_Iogic_signed.all; 
use work.imp_pack.all; 
entity clrktransform is 
port ( 
ia,ib: in STD_LOGIC_ VECTOR (7 downto 0); 
ialpha: out STD_LOGIC_ VECTOR (8 downto 0); -- The real part of the load current 
vector 
ibeta: out STD_LOGIC_ VECTOR (8 downto 0) -- The imaginary part of load 
current vector 
); 
end clrktransform; 
architecture clrktransform_arch of clrktransform is 
-- The real part of the load current vector 
signal ibetal: STD_LOGIC_ VECTOR (8 downto 0); -- The imaginary part of load 
current vector 
signal ibeta_par: STD_LOGIC_ VECTOR (8 downto 0); -- The partial result for 
imaginary part before 
-- multiplication with 0.866 
begin 
-- ialpha<= ia; -- Theoretically: ire=3/2*ia 
-- ibetal(O) <= ib(9); -- Practically after rescaling: 
ire=3/4*ia (on 11 bits) 
-- ibetal(9 downto 1)<=ib(8 downto 0); -- Theoretically: iim_par=2*ib+ia 
-- ibeta_par<= ibetal +ia; 
ialpha<=(ia(7) & ia); 
ibeta_par<=(ib & 'O')+ia; 
process(ibeta_par) __ Multiplication by 0.57735=0.1001001111001 \8 
variable rez: STD LOGIC VECTOR(20 down to 0): -- 22 = 12+ 11-1 
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begin 
rez := ibeta_par & zeroes(12); 
-- rez := rez - (ibeta_par & zeroes(11)); 
rez := rez - (ibeta_par & zeroes(10)); 
rez := rez - (ibeta_par & zeroes(9)); 
-- rez := rez - (ibeta_par & zeroes(8)); 
rez := rez - (ibeta_par & zeroes(7)); 
rez := rez - (ibeta_par & zeroes(6)); 
-- rez := rez - (ibeta_par & zeroes(5)); 
-- rez:= rez - (ibeta_par & zeroes(4)); 
-- rez := rez - (ibeta_par & zeroes(3)); 
-- rez := rez - (ibeta_par & zeroes(2)); 
rez := rez - (ibeta_par & zeroes(1)); 
rez := rez - ibeta_par; 
ibeta<=rez(20 downto 12); 
end process; 
end clrktransform_arch; 
.4ppendi.x - B 
:::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 
Multiplier. vhd 
:::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 
library IEEE; 
use IEEE.std_Iogic_1164.all; 
use IEEE.std_Iogic_unsigned.all; 
use work.imp_pack.all; 
entity smultiplier is 
generic(n,m,step_length: integer); 
-- port ( 
-- generic( 
n: in integer:=10; -- The operand length 
m: in integer :=8; -- The result length 
step_Iength:in integer:=1 
); 
port ( 
a: in STD_LOGIC_ VECTOR (n-l downto 0); -- Can be only positive 9--0 
b: in STD_LOGIC_ VECTOR (m-l downto 0); -- Can be both positive and negative 9 
prod: out STD_LOGIC_ VECTOR (n+m-l downto 0);--17 
-- magid: out STD_LOGIC_ VECTOR (n+m-l downto 7);--17 
clk,start: in STD_LOGIC; 
ready: out STD _LOGIC 
); 
constant nsteps: integer := (m+step_Iength-l)/step_Iength; 
constant p: integer :=n+step_Iength*nsteps; 
constant ref: integer := step_length*(nsteps-l); 
end smultiplier; 
architecture smultiplier arch of smultiplier is 
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type state is (sO,sl,s2,s3,s4); 
signal s: state; 
signal int_prod: STD_LOGIC_ VECTOR(p-l downto 0); 
-- signal hana: STD_LOGIC_ VECTOR (n+m-l down to 0);--17 
signal int_b: STD_LOGIC_ VECTOR(m-l downto 0); 
signal first_step,load_step,shift_step: STD_LOGIC; 
signal count: integer range 0 to nsteps; 
signal ready_int: STD_LOGIC; 
begin 
process( a, b,int_prod) 
begin 
if b(m-l)='O' then 
prod<=int_prod(n+m-l downto 0); 
-- prod<=hana; 
-- magid<=hana(n+m-l downto 7); 
else 
prod<=int_prod(n+m-l downto 0) - (a & zeroes(m»; 
-- magid<=int_prod(n+m-l downto 7);-- - (a); 
end if; 
end process; 
process(start,clk) 
begin 
ifstart='l'then 
inCprod<=( others=>'O'); 
elsif clk='O' and clk'event then 
if firsCstep=' l' then 
inCb<=b; 
elsif load_step=' l' and ready _int='O' then 
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inCprod(p-l downto ref)<=int_prod(p-l downto ref)+a*inCb(step_length-l down to 
0); 
elsif shift_step=' l' and ready _int='O' then 
inCprod<=zeroes(step_length) & int_prod(p-l down to step_length); 
int_b<=zeroes(step_length) & int_b(m-l down to step_length); 
end if; 
end if; 
end process; 
process( clk,start) 
begin 
if start=' l' then 
s<=sO' , 
count <=nsteps; 
elsif clk=' l' and clk'event then 
case s is 
When sO => s<=s 1 ; 
When s 1 => s<=s2' ,
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when s2 => if count> 1 then 
s<=s3; 
count<=count-I; 
else 
s<=s4; 
end if; 
when s3 => s<=s2; 
when s4 => null; 
when others => null; 
end case; 
end if; 
end process; 
first_step <= '1' when s=sI else '0'; 
load_step <=' l' when s=s2 else '0'; 
shift_step <= '1' when s=s3 else '0'; 
ready_int <= '1' when s=s4 else '0'; 
ready<=ready _int; 
end smultiplier_arch; 
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::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 
Ctrl.vhd 
::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 
LIBRARY IEEE; 
USE IEEE.std_Iogic_II64.ALL; 
USE IEEE.std_Iogic_unsigned.ALL; 
ENTITY ctrl IS 
PORTe clk,readyc,readycI,readyc2,readyc3 : in std_Iogic; 
ldl :out std_Iogic; 
Id2:out std_logic; 
Id3:out std_Iogic; 
Id4:out std_Iogic; 
startd:out std_Iogic); 
-- ouCreg 1 :out std_Iogic_ vector( 19 downto 0) 
END ctrI; 
ARCHITECTURE ctrl_arch OF ctrl IS 
begin 
process (clk,readyc,readyc 1 ,readyc2,readyc3) 
begin 
--* **** ** * * * * * * * * * * * * * * 
-- if readyc=' 1 ' then 
Aounis A 
if (clk=' 1 'and clk'event ) then 
if readyc=' 1 ' then 
ldl<='l '. , 
startd<='O" , 
else 
B9 
Idl<='O'; 
startd<=' 1 '; 
end if; 
if readycl='I' then 
Id2<='I'; 
else 
Id2<='0'; 
end if; 
if readyc2=' 1 ' then 
Id3<='I'; 
else 
Id3<='0'; 
end if; 
if readyc3=' l' then 
Id4<='I'; 
else 
Id4<='0'; 
end if; 
end if; 
end process; 
END ctrl_arch; 
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:::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 
RegJ. vhd, Reg2. vhd, reg3. vhd and Reg4. vhd 
.................................................................................................................................... 
.................................................................................................................................... 
LIBRARY IEEE; 
USE IEEE.std_Iogic_1164.ALL; 
USE IEEE.std_Iogic_unsigned.ALL; 
ENTITY reg 1 IS 
PORTe ldll,reset : in std_Iogic; 
in_reg 1 :in std_Iogic_ vector(9 downto 0); 
oUCregl:out std_Iogic_vector(9 downto 0)); 
END regl; 
ARCHITECTURE reg I_arch OF regl IS 
begin 
process (ld 11 ,reset) 
begin 
if reset =' 1 ' then 
ouCregl<=(others=>'O'); -- to intialize register q and ql to 0 
elsif(ldll='1 'and ldll 'event) then 
ouCreg 1 <= in_reg 1 ; 
end if; 
end process; 
I •• , ••••••••• ,. I ••••••••••••••••••••••••••••••••••• 
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LIBRARY IEEE; 
USE IEEE.std_logic_1164.ALL; 
USE IEEE.std_logic_unsigned.ALL; 
ENTITY reg2 IS 
PORTe Id12,reset : in std_logic; 
in_reg2:in std_logic_ vector(9 downto 0); 
out_reg2:out std_logic_ vector(9 downto 0)); 
END reg2; 
ARCHITECTURE reg2_arch OF reg2 IS 
begin 
process (ld12,reset) 
begin 
if reset =' 1 ' then 
oucreg2<=(others=>'0'); -- to intialize register q and ql to 0 
elsif(ld12='1 'and Id12'event ) then 
oucreg2 <= inJeg2; 
end if; 
end process; 
END reg2_arch; 
LIBRARY IEEE; 
USE IEEE.std_logic_1164.ALL; 
USE IEEE.std_logic_unsigned.ALL; 
ENTITY reg3 IS 
PORTe Id13,reset: in std_logic; 
in_reg3:in std_logic_ vector(9 downto 0); 
ouCreg3:out std_logic_vector(9 downto 0)); 
END reg3; 
ARCHITECTURE reg3 _arch OF reg3 IS 
begin 
process (ld13,reset) 
begin 
if reset =' l' then 
oUCreg3<=( others=>'O'); -- to intialize register q and q 1 to 0 
elsif(ld13='1 'and Id13'event ) then 
out_reg3 <= in_reg3; 
end if; 
end process; 
END reg3 arch; 
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LIBRARY IEEE; 
USE IEEE.std_logic_1164.ALL; 
USE IEEE.std_logic_unsigned.ALL; 
ENTITY reg4 IS 
PORTe ldl4,reset in std_logic; 
in_reg4:in std_logic_ vector(9 downto 0); 
out_reg4:out std_logic_ vector(9 downto 0)); 
END reg4; 
ARCHITECTURE reg4_arch OF reg4 IS 
begin 
process (ldI4,reset) 
begin 
if reset =' l' then 
out_reg4<=( others=>'O'); -- to intialize register q and q 1 to 0 
elsif(ldI4=' 1 'and ldI4'event) then 
oucreg4 <= in_reg4; 
end if; 
end process; 
END reg4_arch; 
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Addr.vhd 
.................................................................................................................................... 
.................................................................................................................................... 
LIBRARY IEEE; 
USE IEEE.std_logic_1164.ALL; 
USE IEEE.std_logic_signed.ALL; 
use ieee.std_Iogic_arith.all; -- i added this lately 
ENTITY addr IS 
PORTe resetin std_logic; 
oucregll,out_regI2,out_regI3,out_reg14: in std_Iogic_vector (9 downto 0); 
ids:out std_logic_ vector(lO down to 0); 
iqs:out std_logic_ vector(lO downto 0)); 
END addr; 
ARCHITECTURE addr_arch OF addr IS 
begin 
process (reset, out_reg 11 ,out_reg 12,out_reg 13 ,out_reg 14) 
begin 
if reset =' 1 ' then 
ids<=( others=>'O'); 
iqs<=( others=>'O'); 
else 
ids <= (out_regI2(9) & out_regI2)+oucregI3; 
iqs <= (out_reg 14 (9) & out_regI4) -oucregll; 
end if; 
end process; 
END addr arch' , 
Aounis A 
Bl~ 
1.1 
Ll A.ppendix - B 
~~~~~~~~~~~~~;;~~:~:(l~~):~~~:::::::::::::::::::::::::: :::::::::::::::::::::::::::::::::::::::::::::::::::: 
::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 
library ieee; 
use ieee.std_Iogic_1164.all; 
use ieee.std_Iogic_signed.all; 
use ieee.std_Iogic_arith.all; 
use work.imp_pack.all; 
entity tst31 is 
port ( clk,reset: in std_Iogic; 
ids:in std_Iogic_ vector (10 downto 0); 
imr:out std_Iogic_ vector (10 downto 0)); 
end tst31; 
architecture behavioral of tst31 is 
signal int_imr:std_Iogic_ vector(10 downto 0); 
begin 
process (clk,reset) 
begin 
variable x:std_Iogic_vector (10 downto 0); 
variable cc:std_Iogic_ vector (10 downto 0); 
variable rez: STD_LOGIC_ VECTOR(23 downto 0); -- 30 instead of 22 
if reset=' l' then 
imr<= (others =>'0'); 
elsif (clk=' 1 , and clk'event) then 
x:=(ids-int_imr); 
-- ** 0.00417 = 0.0000000100010 kr = T/Tr 100 e-6/0.024 = tr=0.024 
rez := rez + (x & zeroes(1))+(x & zeroes(5)); 
cc := rez(23 downto 13); 
inCimr<=int_imr+cc; 
imr<=cc; --(9 downto 0); 
end if; 
end process; 
end behavioral; 
:::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 
Divider. vhd 
:::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 
library IEEE; 
use IEEE.std_logic_1164.all; 
use IEEE.std_logic_signed.all; 
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use work.imp_pack.all; 
########################~Hi"U .. +4-14 .. U.~.u..uJULJ.J.#############4'"'''' '/" "####"" "i/l'"'''''''''' '/ 
TTTTTTTTTTTT1t1t1HHHt ,,(j fuff 1m fllIf! r fllIl/uf/UI!;: 
-- This program uses only 11 bits for a and b, one of which is the sign 
-- bit and the rest which are 10 bits are used for operand a and b 
-- the total number is then 2A 10 = 1204 = 400 (hex a) when dividing this number by 2 
-- 1024/2= 512 (dec) --> 200 (hexa). 
-- therefor 0 --> 199 used for the positive values. 
-- and 0 --> 399 is used to represent the negative values. 
######################################################################### 
####### 
entity divider is 
generic( 
n: in integer:=II; -- The operand length 
m: in integer:= 11 -- The result length 
); 
port ( 
); 
a: in STD_LOGIC_ VECTOR (n-l downto 0); 
b: in STD_LOGIC_ VECTOR (n-l downto 0); 
div: out STD_LOGIC_ VECTOR (m-l downto 0); 
clk,start: in STD _LOGIC; 
ready: out STD _LOGIC 
end divider; 
architecture divider_arch of divider is 
signal par_rez: STD_LOGIC_ VECTOR(n+m-l downto 0); 
signal pos_a: STD _LOGIC_ VECTOR(n-l downto 0); 
signal pos_b: STD_LOGIC_ VECTOR(n-l downto 0); 
signal sub_rez: STD_LOGIC_ VECTOR(n downto 0); 
signal res_sign,finish,prepare: STD _LOGIC; 
begin 
process( start,clk) 
variable count: integer range 0 to 31; 
begin 
if start=' l' then 
count:=m+2; 
finish<='O'; 
prepare<=' 1 '; 
elsif clk=' l' and clk'event then 
if finish='O' then 
prepare<='O'; 
count:=count-l ; 
if count=O then 
finish<=' 1 '; 
end if; 
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end if; 
end if; 
end process; 
process(a) 
begin 
if a(n-l )='1' then 
pos_a<=-a; 
else 
pos_a<=a; 
end if; 
end process; 
process(b) 
begin 
ifb(n-l)='l'then 
pos_b<=-b; 
else 
pos_b<=b; 
end if; 
end process; 
sub_rez<=('O' & par_rez(m+n-l downto m))-pos_b; 
process( elk) 
begin 
if elk='O' and elk'event then 
if prepare=' 1 , then 
par_rez(m-l downto m-n)<=pos_a; 
par_rez(m+n-l downto m)<=zeroes(n); 
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par_rez(m-n downto O)<=zeroes(1);-- par_rez(m-n-I downto O)<=zeroes(m-n): 
elsif finish='O' and prepare='O' then 
if sub_rez(n)='O' then 
par_rez<=sub_rez(n-2 downto 0) & par_rez(m-l downto 0) & 'I'; 
else 
par_rez<=par_rez(n+m-2 downto 0) & '0'; 
end if; 
end if; 
end if; 
end process; 
res_sign<=a(n-l) xor b(n-l); 
ready<=finish; 
process(res_sign,par_rez) 
begin 
if b="OOOOOOOOOOO" then --
div<= "00000000000";--
elsif res_sign='O' then-- if 
div<=par rez(m-l down to 0); 
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else 
div<=-par_rez(m-l downto 0); 
end if; 
end process; 
end divider_arch; 
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~~l;~~~~~~~~~~~:~;~~~~:~;: ~~~::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 
.......................................................................................... 
~~ .. ~~~~.~.~~~~.~.~~~~.~.~~~.~.~;~~~.~.~~~.~.~.~~~.~.~;~~.~.~.~~~.~.~.~~~.~:~:~~~:~:~:~~~:~:~:~::::::::::::::::::: 
--*************************************************************** 
library IEEE; 
use IEEE.std_Iogic_1164.all; 
use IEEE.std_Iogic_signed.all; 
use work.imp_pack.all; 
entity dat2 is 
port (clk,resetin std_Iogic; 
in2: in STD_LOGIC_ VECTOR (10 downto 0);--10 
out2: out STD_LOGIC_ VECTOR(10 downto 0)--10 
); 
end dat2; 
architecture dat2_arch of dat2 is 
signal out2_par: STD_LOGIC_ VECTOR(10 downto 0); --10 
begin 
out2_par<=in2; 
-- out1«inl & "OOOOO")+inl; 
-- Multiplication by IITr = 100e-6/0.024 = 0.0041=0.0000000100001 
process( clk,reset,out2_par) 
variable rez: STD_LOGIC_ VECTOR(24 downto 0); 
begin 
if reset =' l' then 
out2<=( others=>'O'); 
elsif clk=' l' and clk'event then 
rez := rez + (out2_par & zeroes(1))+(out2_par & zeroes(6)); 
out2<=rez(24 downto 14); 
end if; 
end process; 
end dat2 arch' 
- , 
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-- End Clark transformation 
~ ~~~~~~~~~~:~~~~~~.: ~~~::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::: ::::::::::::::: 
:::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 
library ieee; 
use ieee.std_Iogic_ll64.all; 
use ieee.std_Iogic_signed.all; 
use ieee.std_Iogic_arith.all; 
use work.imp_pack.all; 
entity tetaa is 
port (clk,reset:in std_Iogic; 
speed:in std_Iogic_ vector (10 downto 0); 
slip:in std_Iogic_ vector (10 downto 0); 
teta:out std_Iogic_vector (10 downto 0»; 
end tetaa; 
architecture behavioral of tetaa is 
signal x:std_Iogic_ vector (10 downto 0); 
signal xl:std_logic_vector (10 downto 0); 
signal inCteta:std_Iogic_ vector (10 downto 0); 
begin 
x<=(slip+speed); 
xl<=shl(x,"OlOO")+shl(x,"OOlO"); -- x multiplied by constant K_speed =20 see 
report III 
process (elk,reset,int_teta) 
begin 
if reset='l' then 
inCteta<=( others=> '0'); 
elsif elk=' l' and clk'event then 
incteta<=int_teta+ xl; 
end if; 
teta<=incteta; 
end process; 
end behavioral; 
:::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 
Control-unit-l. vhd 
:::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 
LIBRARY IEEE' , 
USE IEEE.std_logic_ll64.ALL; 
USE IEEE.std_logic_unsigned.ALL; 
ENTITY ctrml IS 
Aounis A BI~ 
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PORTe ready 1 : in std_logic; 
startP:out std_logic 
--startp:out std_logic 
); 
END ctrml; 
ARCHITECTURE ctrml_arch OF ctrml IS 
begin 
process (readyl) 
begin 
--* * ** * * * * * * * * * * * * * * * * * 
--if (clk=' 1 'and clk'event) then 
if ready 1 =' l' then 
startp<='O'; 
--starta<=' 1 '. , 
else 
startp<='1 '; 
--starta<='O" 
end if; 
-- end if ,
end process; 
END ctrml_arch; 
, 
~~~~:~~~~~~~~~;.:~~~::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::: : 
: :~~~;~: ~~~~~::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 
use ieee.std_logic_1164.all; 
use ieee.std_logic_signed.all; 
use ieee.std_logic_arith.all; 
--use work.imp_pack.all; 
-- ******** This design require a 2400 gates to implement ************ 
-- *************** PID Controller ************************* 
entity speed_regulator is 
port ( readys,reset: in std_logic; 
speed:in std_logic_vector (10 downto 0); --11 
isq:in std_logic_ vector (10 downto 0); --11 
isd:in std_logic_ vector (10 downto 0); --11 
im:in std_logic_ vector (10 downto 0); --11 
imref:in std_logic_vector (10 downto 0); --11 
refspeed:in std_logic_ vector (10 downto 0); --11 
isdref:out std_Iogic_vector (10 downto 0); --11 
vsdref:out std_Iogic_vector (10 downto 0); --11 
isqref:out std_logic_vector (10 down to 0); -- it was 21 
vsqref:out std_Iogic_vector (10 downto 0»; -- it was 21 
end speed_regulator; 
architecture behavioral of speed_regulator is 
constant qO:std_Iogic_ vector (3 downto 0):="0001": -- Propotional Controller 
constant q 1 :std_Iogic_ vector (3 down to 0):="0001 ": -- Integral Controller 
constant q2:std logic vector (3 downto 0):="0000": -- Deri\'ati\'L~ controller 
Aounis A B 1:\ 
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constant qcO:std_Iogic_ vector (3 downto 0):="0001": -- Propotional Controller 
constant qc I :std_Iogic_ vector (3 downto 0):="0001"; -- Integral Controller 
constant qc2:std_Iogic_vector (3 downto 0):="0000": -- Deri\'ati\e controller 
constant qfO:std_logic_vector (3 downto 0):="0001 "; -- Propotional Controller 
constant qfl :std_logic_ vector (3 downto 0):="0001"; -- Integral Controller 
constant qf2:std_logic_ vector (3 downto 0):="0000"; -- Deri \'ati ve controller 
constant qcdO:std_Iogic_ vector (3 downto 0):="0001 "; -- Propotional Controller 
constant qcdl :std_Iogic_ vector (3 downto 0):="0001"; -- Integral Controller 
constant qcd2:std_Iogic_vector (3 downto 0):="0000"; -- Derivative controller 
begin 
-- process (clk,reset,speed,isq,isd,im,imref,refspeed) 
process (readys,reset,speed,isq,isd,im,imref,refspeed) 
variable uO:std_Iogic_vector (10 downto 0); 
variable ul :std_Iogic_ vector (10 downto 0); 
variable u2:std_Iogic_ vector (10 downto 0); 
variable u3:std_Iogic_ vector (10 downto 0); 
variable nspeed:std_Iogic_vector (10 downto 0); 
variable dif:std_Iogic_vector (10 downto 0); 
variable isqrefl :std_Iogic_ vector (10 down to 0); 
variable ucO:std_Iogic_ vector (10 downto 0); 
variable ucl:std_Iogic_vector (10 downto 0); 
variable uc2:std_Iogic_vector (10 downto 0); 
variable uc3:std_Iogic_ vector (10 downto 0); 
variable nisq:std_Iogic_ vector (10 downto 0); 
variable errorq:std_logic_vector (10 downto 0); 
variable vsqrefl :std_Iogic_ vector (10 downto 0); 
variable ufO:std_Iogic_ vector (10 downto 0); 
variable ufl :std_Iogic_ vector (10 downto 0); 
variable uf2:std_Iogic_vector (10 downto 0); 
variable uf3:std_Iogic_ vector (10 downto 0); 
variable nim:std_Iogic_ vector (10 downto 0); 
variable erroflu:std_logic_ vector (10 downto 0); 
variable isdrefl:std_Iogic_vector (10 downto 0); 
variable ucdO:std_Iogic_ vector (10 downto 0); 
variable ucdl:std_logic_vector (10 downto 0); 
variable ucd2:std_Iogic_ vector (10 downto 0); 
variable ucd3:std_Iogic_ vector (10 downto 0); 
variable nisd:std_Iogic_ vector (10 downto 0); 
variable errord:std_logic_ vector (10 downto 0); 
variable vsdrefl :std_Iogic_ vector (10 downto 0); 
begin 
if reset=' l' then 
isqref<=(others =>'0'); 
isqrefl :=( others =>'0'); 
uO:=( others=>'O'); 
ul :=(others=>'O'); 
u2:=( others=>'O'); 
u3:-(others >'0'); 
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dif:=( others=>'O'); 
nspeed: =( others=> '0'); 
vsqref<=( others =>'0'); 
vsqrefl :=(others =>'0'); 
ueO:=( others=>'O'); 
ue 1 :=( others=> '0'); 
ue2:=( others=>'O'); 
ue3 :=( others=>'O'); 
errorq: =( others=> '0'); 
nisq :=( others=>'O'); 
isdref<=(others =>'0'); 
isdrefl:=(others =>'0'); 
ufO:=(others=>'O'); 
ufl :=( others=>'O'); 
uf2:=( others=>'O'); 
uf3 :=( others=> '0'); 
erroflu:=( others=>'O'); 
nim:=( others=>'O'); 
vsdref<=(others =>'0'); 
vsdrefl : =( others =>'0'); 
uedO:=( others=>'O'); 
uedl :=( others=>'O'); 
ued2:=( others=>'O'); 
ued3: =( others=> '0'); 
errord: =( others=> '0'); 
nisd: =( others=> '0'); 
-- elsif (elk='l' and clk'event) then 
elsif (readys='l' and readys'event) then 
-- ******************** PID speed Controller Kp=l Ki=l Kd=O 
********************** 
-- if nspeed /= speed or nisq /= isq then 
-- if readys='l' then 
nspeed:=speed; 
dif: =refspeed-nspeed; 
isqrefl :=dif+u3; 
uO:=" 00000000000" ; 
u2:=dif+isqrefl +ul; 
ul:=uO; 
u3:=u2; 
isqref<=isqrefl ; 
-- end if; 
-- ******************** PID eurrentq Controller Kp=l Ki=l Kd=O 
********************** 
-- if nisq /= isq then 
nisq:=isq; 
errorq:=isqrefl-isq; 
vsqrefl :=errorq+ue3; 
ueO: = "00000000000 " ; 
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H20 
U""'''''.-C;J1 uly,vsqrefl +uc 1; 
ucl:=ucO; 
uc3:=uc2; 
vsqref<=vsqrefl ; 
end if; 
-- ********************** PID Flux controller 
*********************************** 
-- if nim /= im or nisd /= isd then 
mm:=lm; 
erroflu:=imref-im; 
isdrefl :=erroflu+uf3; 
ufO:= "00000000000"; 
uf2:=erroflu+isdrefl +ufl; 
ufl:=ufO; 
uf3:=uf2; 
isdref<=isdrefl ; 
-- end if; 
******************** PID currentd Controller Kp=l Ki=l Kd=O 
********************** 
-- if nisd /= isd then 
nisd:=isd; 
errord:=isdrefl-isd; 
vsdrefl : =errord+ucd3; 
ucdO:="OOOOOOOOOOO" ; 
ucd2:=errord+vsdrefl +ucdl; 
ucdl :=ucdO; 
ucd3:=ucd2; 
vsdref<=vsdrefl ; 
-- end if; 
-- end if' , 
end if; 
-- ********************** End of PI Controller ***************************** 
--end if ,
end process; 
end behavioral; 
................................................................................................................................... 
................................................................................................................................... 
Sin-Rom. vhd 
:::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 
LIBRARY IEEE; 
USE IEEE.std_Iogic_1164.ALL; 
USE IEEE.std_Iogic_unsigned.ALL; 
ENTITY sin_rom IS 
PORTe clk,reset,enable : in std_Iogic; 
A: IN std_Iogic_vector(10 DOWNTO 0);-- it was 10 
q:out std logic vector(7 downto 0); 
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ql: out std_Iogic_ vector(7 downto 0»; 
ARCHITECTURE sin_rom_arch OF sin_rom IS 
SIGNAL DD:STD_LOGIC_ VECTOR (7 DOWNTO 0); 
SIGNAL DDl:STD_LOGIC_ VECTOR (7 DOWNTO 0); 
SIGNAL DD2:STD_LOGIC_ VECTOR (7 DOWNTO 0); 
SIGNAL B:STD_LOGIC_ VECTOR (10 DOWNTO 0); -- it was 10 
TYPE mem_data IS ARRAY (0 TO 255) OF std_Iogic_ vector(7 downto 0); 
constant co:std_logic_vector(7 downto 0):="01000000"; 
constant VD: mem_data:= 
(('0' '0' '0' '0' '0' '0' '0' '0') --0100 
""'" , ('0' '0' '0' '0' '0' '0' '1' '1 ') --, , , , , , , , 
('0' '0' '0' '0' '0' '1' '1' '0') --, , , , , , , , 
('0' '0' '0' '0' '1' '0' '0' '0') --
""'" , ('0' '0' '0' '0' '1' '1' '0' '0') --Oc 
""'" , ('0' '0' '0' '0' '1' '1' '1' '1 ') --Of , , , , , , , , 
('0' '0' '0' '1' '0' '0' '1' '1') --13 
""'" , ('0' '0' '0' '1' '0' '1' '1' '0') --16 , , , , , , , , 
('0' '0' '0' '1' '1' '0' '0' '1') -- <-- 10119 
""'" , ('0' '0' '0' '1' '1' '1' '0' '0') , , , , , , , , 
('0' '0' '0' '1' '1' '1' '1' '1 ') 
""'" , ('0', '0',' 1 ','0', '0', '0',' 1 ','0'), 
('0' '0' '1' '0' '0' '1' '0' '1 ') 
""'" , ('0' '0' '1' '0' '1' '0' '0' '0') 
""'" , ('0' '0' '1' '0' '1' '0' '1' '1') 
""'" , ('0' '0' '1' '0' '1' '1' '1' '0') 
""'" , ('0','0','1','1','0','0','0','1'), -- <-- 20/31 
('0','0',' 1',' l' ,'0' ,'0',' 1 I,' 1 I), 
('0' '0' '1' '1' '0' '1' '1' '0') , , , , , , , , 
('0' '0' '1' '1' '1' '0' '0' '1') 
""'" , 
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('0' ,'0',' 1 ',' 1',' 1 ',' 1 ','0' ,'0'), 
('0' ,'0',' 1 ',' 1 ',' 1 ',' 1 ',' 1 ' " 1 '), 
('0',' 1 ','0' ,'0' ,'0' ,'0' ,'0',' 1 I), 
('0',' 1 ','0' ,'0' ,'0',' 1 ','0' ,'0'), 
('0','1','0','1','1','0','1','0'), -- <-- 30/5a 
('0',' l' ,'0',' 1',' 1',' l' ,'0' ,'0'), 
('0','1 ','0','1 ','1 ','1 ','1 ','0'), 
('0',' 1',' 1 ','0' ,'0','0' ,'0','0'), 
('0',' 1 ',' 1 ','0' ,'0' ,'0',' 1 ','0'), 
('0',' 1',' 1 ','0' ,'0',' l' ,'0' ,'0'), 
('0' '1' '1' '0' '0' '1' '1' '0') , , , , , , , , 
('0',' 1',' l' ,'0',' l' ,'0' ,'0' ,'0'), 
('0','1','0','0','0','1','1','1'), -- <-- 40/47 
('0' '1' '0' '0' '1' '0' '0' '1 ') , , , , , , , , 
('0','1 ','0','0',' 1 ','1 ','0','0'), 
('0',' 1 ','0' ,'0',' 1 ',' 1 ',' 1 ','0'), 
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('0' '1' '0' '1' '0' '0' '0' '1 ') , , , , , , , , 
('0' '1' '0' '1' '0' '0' '1' '1 ') 
""'" , ('0' '1' '0' '1' '0' '1' '0' '1 ') 
""'" , ('0' '1' '0' '1' '1' '0' '0' '0') 
""'" , ('0',' 1 ','1 ','0',' 1 ','0','1 ','0'), -- <-- 50/6a 
('0' '1' '1' '0' '1' '0' '1' '1 ') , , , , , , , , 
('0' '1' '1' '0' '1' '1' '0' '1 ') 
""'" , ('0' '1' '1' '0' '1' '1' '1' '1 ') 
""'" , ('0' '1' '1' '1' '0' '0' '0' '0') 
""'" , ('0' '1' '1' '1' '0' '0' '0' '1') 
""'" , ('0' '1' '1' '1' '0' '0' '1' '1') , , , , , , , , 
('0' '1' '1' '1' '0' '1' '0' '0') 
""'" , ('0','1','1','1','0','1','0','1'), -- <-- 60175 
('0' '1' '1' '1' '0' '1' '1' '0') 
""'" , ('0' '1' '1' '1' '1' '0' '0' '0') , , , , , , , , 
('0' '1' '1' '1' '1' '0' '0' '1 ') 
""'" , ('0' '1' '1' '1' '1' '0' '1' '0') 
""'" , ('0' '1' '1' '1' '1' '0' '1' '0') 
""'" , ('0' '1' '1' '1' '1' '0' '1' '1 ') , , , , , , , , 
('0' '1' '1' '1' '1' '1' '0' '0') , , , , , , , , 
('0' '1' '1' '1' '1' '1' '0' '1') -- <-- 70/7d 
""'" , ('0' '1' '1' '1' '1' '1' '0' '1') 
""'" , ('0' '1' '1' '1' '1' '1' '1' '0') , , , , , , , , 
('0' '1' '1' '1' '1' '1' '1' '0') , , , , , , , , 
('0' '1' '1' '1' '1' '1' '1' '0') 
","" , 
('0' '1' '1' '1' '1' '1' '1' '1') 
""'" , ('0' '1' '1' '1' '1' '1' '1' '1 ') 
""'" , ('0' '1' '1' '1' '1' '1' '1' '1 ') 
""'" , ('0' '1' '1' '1' '1' '1' '1' '1') -- <-- 80/ 7f 
""'" , ('0' '1' '1' '1' '1' '1' '1' '1 ') , , , , , , , , 
('0' '1' '1' '1' '1' '1' '1' '1 ') 
""'" , ('0' '1' '1' '1' '1' '1' '1' '1 ') 
""'" , ('0' '1' '1' '1' '1' '1' '1' '0') , , , , , , , , 
('0' '1' '1' '1' '1' '1' '1' '0') 
""'" , ('0' '1' '1' '1' '1' '1' '0' '1 ') 
""'" , 
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('0' '1' '1' '1' '1' '1' '0' '1 ') 
""'" , ('0' '1' '1' '1' '1' '1' '0' '0') -- <-- 9017e 
""'" , ('0' '1' '1' '1' '1' '1' '0' '0') , , , , , , , , 
('0' '1' '1' '1' '1' '0' '1' '1 ') , , , , , , , , 
('0' '1' '1' '1' '1' '0' '1' '0') 
""'" , ('0','1 ','1 ','1 ',' 1 ','0','0','1 '), 
('0' '1' '1' '1' '1' '0' '0' '0') 
""'" , ('0' '1' '1' '1' '0' '1' '1' '1 ') , , , , , , , , 
('0' '1' '1' '1' '0' '1' '1' '0') , , , , , , , , 
('0','1','1','1','0','1','0','1'), -- <--aO/75 
('0','1 ','1 ','1 ','0','1 ','0','0'), 
('0' '1' '1' '1' '0' '0' '1' '0') , , , , , , , , 
('0' '1' '1' '1' '0' '0' '0' '1 ') 
,,"'" , ('0' '1' '1' '1' '0' '0' '0' '0') , , , , , , , , 
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II 
('0' '1' '1' '0' '1' '1' '1' '0') 
""'" , ('0' '1' '1' '0' '1' '1' '0' '1 ') 
""'" , ('0' '1' '1' '0' '1' '0' '1' '1 ') , , , , , , , , 
('0','1','1','0','1','0','0','1 I), -- <-- bO/69 
('0' '1' '1' '0' '0' '1' '1' '1 ') , , , , , , , , 
('0' '1' '1' '0' '0' '1' '1' '0') 
""'" , ('0' '1' '1' '0' '0' '1' '0' '0') 
""'" , ('0' '1' '1' '0' '0' '0' '1' '0') 
""'" , ('0' '1' '1' '0' '0' '0' '0' '0') 
""'" , ('0' '1' '0' '1' '1' '1' '1' '0') 
""'" , ('0' '1' '0' '1' '1' '0' '1' '1') , , , , , , , , 
('0','1','0','1','1','0','0','1'), -- <-- CO/59 
('0' '1' '0' '1' '0' '1' '1' '1 ') , , , , , , , , 
('0' '1' '0' '1' '0' '1' '0' '1') , , , , , , , , 
('0' '1' '0' '1' '0' '0' '1' '0') 
""'" , ('0' '1' '0' '1' '0' '0' '0' '0') , , , , , , , , 
('0' '1' '0' '0' '1' '1' '1' '0') 
""'" , ('0' '1' '0' '0' '1' '0' '1' '1 ') 
""'" , ('0' '1' '0' '0' '1' '0' '0' '1') 
""'" , ('0' '1' '0' '0' '0' '1' '1' '0') -- <-- dO/46 , , , , , , , , 
('0' '1' '0' '0' '0' '0' '1' '1 ') 
""'" , ('0' '1' '0' '0' '0' '0' '0' '1 ') 
""'" , ('0' '0' '1' '1' '1' '1' '1' '0') , , , , , , , , 
('0' '0' '1' '1' '1' '0' '1' '1 ') , , , , , , , , 
('0' '0' '1' '1' '1' '0' '0' '0') 
""'" , ('0' '0' '1' '1' '0' '1' '1' '0') 
""'" , ('0' '0' '1' fl' '0' '0' '1' '1 ') , , , , , , , , 
('0' '0' '1' '1' '0' '0' '0' '0') -- <-- eO/30 , , , , , , , , 
('0' '0' '1' '0' '1' '1' '0' '1 ') 
""'" , ('0' '0' '1' '0' '1' '0' '1' '0') 
""'" , ('0' '0' '1' '0' '0' '1' '1' '1 ') , , , , , , , , 
('0' '0' '1' '0' '0' '1' '0' '0') 
""'" , ('0','0','1 ','0','0','0','0','1 I), 
('0' '0' '0' '1' '1' '1' '1' '0') , , , , , , , , 
('0' '0' '0' '1' '1' '0' '1' '1 ') 
""'" , ('0' '0' '0' '1' '1' '0' '0' '0') -- <-- f0l18 , , , , , , , , 
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('0' '0' '0' '1' '0' '1' '0' '1 ') 
""'" , ('0' '0' '0' '1' '0' '0' '1' '0') 
""'" , ('0' '0' '0' '0' '1' '1' '1' '1 ') , , , , , , , , 
('0' ,'0' ,'0' ,'0',' 1',' l' ,'0' ,'0'), 
('0','0' ,'0', '0',' 1', '0', '0', '0'), 
('0' '0' '0' '0' '0' '1' '0' '1 ') , , , , , , , , 
('0' ,'0' ,'0' ,'0' ,'0', '0',' 1 ','0'), 
('0','0','0','0','0','0','0','0'), -- <--
(' 1 ','0' ,'0' ,'0' ,'0',' 1 ','0' ,'0'), 
(,1 ','0','0','0','0','1 ','1 I,' 1 I), 
(' l' ,'0' ,'0' ,'0',' 1 ','0',' 1 ','0'), 
(' 1 ','0','0' ,'0',' 1',' 1 ','0',' 1 I), 
(' 1 ','0' ,'0',' 1 ','0' ,'0' ,'0' ,'0'), 
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('I' '0' '0' 'I' '0' '0"1"1') , , , , , , , , 
('I' '0' '0' 'I' '0' 'I' 'I' '0') , , , , , , , , 
('1','0','0','1','1','0','0','1'),-- <-- 110/99 
('I' '0' '0' 'I' 'I' 'I' '0' 'I') , , , , , , , , 
('I' '0' 'I' '0' '0' '0' '0' '0') 
""'" , ('I' '0' 'I' '0' '0' '0' 'I' 'I') 
""'" , ('I' '0' 'I' '0' '0' 'I' 'I' '0') , , , , , , , , 
('I' '0' 'I' '0' 'I' '0' '0' 'I') 
""'" , ('I' '0' 'I' '0' 'I' '0' 'I' 'I') 
""", , 
('I' '0' 'I' '0' 'I' 'I' 'I' '0') , , , , , , , , 
('1','0','1','1','0','0','0','1'), -- <-- 1201b1 
('I' '0' 'I' 'I' '0' 'I' '0' '0') 
""'" , ('I' '0' 'I' 'I' '0' 'I' 'I' 'I') 
""", , 
('I' '0' '1"1"1' '0' 'I' '0') , , , , , , , , 
('I' '0' 'I' 'I' 'I' 'I' '0' 'I') 
""", , 
('I' '0' '1' '1' '1' 'I' '1' '1') 
""'" , ('I' 'I' '0' '0' '0' '0' 'I' '0') , , , , , , , , 
('I' 'I' '0' '0' '0' 'I' '0' 'I') , , , , , , , , 
('1','1','0','0','0','1','1','1'),-- <-- 130/c7 
('I' 'I' '0' '0' 'I' '0' 'I' '0') , , , , , , , , 
('I' 'I' '0' '0' 'I' 'I' '0' '0') , , , , , , , , 
('I' 'I' '0' '0' 'I' 'I' 'I' '1') 
""'" , ('I' 'I' '0' 'I' '0' '0' '0' 'I') , , , , , , , , 
('I' 'I' '0' 'I' '0' 'I' '0' '0') , , , , , , , , 
('I' 'I' '0' 'I' '0' 'I' 'I' '0') , , , , , , , , 
('I' 'I' '0' 'I' 'I' '0' '0' '0') , , , , , , , , 
('I' 'I' '0"1"1"0' 'I' '0') -- <-- 140/da 
""'" , ('I' 'I' '0' 'I' 'I' 'I' '0' 'I') , , , , , , , , 
('I' 'I' '0' 'I' 'I' 'I' 'I' 'I') 
""'" , ('I' 'I' 'I' '0' '0' '0' '0' 'I') , , , , , , , , 
('I' 'I' 'I' '0' '0' '0' 'I' 'I') 
""'" , ('I' 'I' 'I' '0' '0' 'I' '0' 'I') , , , , , , , , 
('I' 'I' 'I' '0' '0' 'I' 'I' 'I') 
""'" , ('1" 1 "1 "0' 'I' '0' '0' '0') , , , , , , , , 
('I' 'I' 'I' '0' 'I' '0' 'I' '0') -- <-- 150/ea , , , , , , , , 
('1" 1 "1 "0' 'I' 'I' '0' '0') 
""'" , ('I' 'I' 'I' '0" 1 "1 "0' 'I') , , , , , , , , 
('I' 'I' 'I' '0' '1' 'I' 'I' 'I') 
""'" , ('I' 'I' 'I' 'I' '0' '0' '0' '0') , , , , , , , , 
('I' 'I' 'I' 'I' '0' '0' 'I' '0') 
""'" , ('I' 'I' 'I' 'I' '0' '0' 'I' '1') , , , , , , , , 
('I' 'I' 'I' 'I' '0' 'I' '0' '0') 
""'" , ('I' 'I' 'I' 'I' '0' 'I' 'I' '0') -- <-- 160/f6 , , , , , , , , 
('I' 'I' 'I' 'I' '0' 'I' 'I' 'I') , , , , , , , , 
('I' 'I' 'I' 'I' 'I' '0' '0' '0') , , , , , , , , 
('I' 'I' 'I' 'I' 'I' '0' '0' 'I') , , , , , , , , 
('I' 'I' 'I' 'I' 'I' '0' 'I' '0') 
""'" , (' 1',' 1',' 1',' 1',' I' ,'0',' 1',' 1'), 
('1" 1 " 1 "1' 'I' '0' 'I' 'I') 
""'" , 
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('1"1' 'I' 'I' 'I' 'I' '0' '0') 
"'" , ('1','1','1','1','1','1','0','1'),-- <-- 170/fd 
('I' 'I' 'I' 'I' 'I' 'I' '0' 'I') , , , , , , , , 
('I' 'I' 'I' 'I' 'I' 'I' 'I' '0') , , , , , , , , 
('I' 'I' 'I' 'I' 'I' 'I' 'I' '0') 
""'" , ('1"1' 'I' '1"1"1' 'I' '0') , , , , , , , , 
('1"1"1' 'I' 'I' 'I' 'I' 'I') 
""'" , ('I' 'I' 'I' 'I' 'I' 'I' 'I' 'I') ,," " , 
('I' 'I' 'I' 'I' 'I' 'I' 'I' 'I') 
""'" , ('1','1','1','1','1','1','1','1'),-- <-- 180/ff 
('I' 'I' 'I' 'I' 'I' 'I' 'I' 'I') 
""'" , ('I' 'I' 'I' '1' 'I' 'I' 'I' 'I') 
""'" , ('I' 'I' 'I' 'I' 'I' 'I' 'I' '0') , , , , , , , , 
('I' 'I' 'I' 'I' 'I' 'I' 'I' '0') 
""'" , ('I' 'I' 'I' 'I' 'I' 'I' 'I' '0') 
""'" , ('I' 'I' 'I' 'I' 'I' 'I' '0' 'I') , , , , , , , , 
('I' 'I' 'I' 'I' '1' 'I' '0' 'I') 
""'" , ('1','1' ,'I' ,'I' ,'1','1' ,'0' ,'0'),-- <-- 190/fe 
('I' 'I' 'I' 'I' 'I' 'I' '0' '0') , , , , , , , , 
('I' 'I' 'I' 'I' 'I' '0' 'I' 'I') 
""'" , ('I' 'I' 'I' 'I' 'I' '0' 'I' '0') 
""'" , ('I' 'I' 'I' 'I' 'I' '0' '0' 'I') 
,""" , 
('I' 'I' 'I' 'I' 'I' '0' '0' '0') 
""'" , ('1"1"1"1"0"1"1"1') , , , , , , , , 
('I' 'I' 'I' 'I' '0' 'I' 'I' '0') 
""'" , ('I' 'I' 'I' 'I' '0' 'I' '0' 'I') -- <-- 1aO/fS , , , , , , , , 
('I' 'I' 'I' 'I' '0' '0' 'I' 'I') , , , , , , , , 
('I' 'I' 'I' 'I' '0' '0' 'I' '0') , , , , , , , , 
('I' 'I' 'I' 'I' '0' '0' '0' 'I') , , , , , , , , 
('I' 'I' 'I' '0' 'I' 'I' 'I' 'I') 
""'" , ('1"1"1"0"1"1' 'I' '0') 
""'" , ('I' 'I' 'I' '0' 'I' 'I' '0' '0') 
""'" , ('I' 'I' 'I' '0' 'I' '0' 'I' '0') , , , , , , , , 
('I' 'I' 'I' '0' 'I' '0' '0' 'I') -- <-- 1bO/e9 
""'" , ('I' 'I' 'I' '0' '0' 'I' 'I' 'I') 
""'" , ('I' 'I' 'I' '0' '0' 'I' '0' 'I') 
""'" , ('I' 'I' 'I' '0' '0' '0' 'I' 'I') 
""'" , ('I' 'I' 'I' '0' '0' '0' '0' 'I') 
""'" , ('I' 'I' '0' 'I' 'I' 'I' 'I' 'I') , , , , , , , , 
('1" 1 "0' 'I' 'I' 'I' '0' '1') , , , , , , , , 
('1"1' '0' 'I' 'I' '0"1"1') 
""'" , ('1"1"0' 'I' 'I' '0' '0' 'I') -- <--, , , , , , , , 1eO/d9 
('1','1','0','1','0','1','1','0'), 
('I' 'I' '0' 'I' '0' 'I' '0' '0') , , , , , , , , 
('I' 'I' '0' 'I' '0' '0' 'I' '0') 
""'" , ('I' 'I' '0' '0' 'I' 'I' 'I' 'I') , , , , , , , , 
('I' 'I' '0' '0' 'I' 'I' '0' 'I') 
""'" , ('I' 'I' '0' '0' 'I' '0' 'I' '0') , , , , , , , , 
('I' 'I' '0' '0' 'I' '0' '0' '0') , , , , , , , , 
Aounis A 
('1','1','0','0','0','1','0','1'),-- <-- 1dO/c5 
('I' 'I' '0' '0' '0' '0' 'I' 'I') , , , , , , , , 
('I' 'I' '0' '0' '0' '0' '0' '0') , , , , , , , , 
('I' '0' 'I' 'I' '1' '1' '0' 'I') , , , , , , , , 
('I' '0' 'I' 'I' 'I' '0' 'I' '0') 
""'" , ('I' '0' 'I' 'I' 'I' '0' '0' '0') 
""'" , ('I' '0' 'I' 'I' '0' 'I' '0' 'I') 
""'" , ('I' '0' 'I' 'I' '0' '0' 'I' '0') 
""'" , ('I' '0' 'I' '0' 'I' 'I' 'I' 'I') -- <-- 1 0/ f 
"""" ea ('I' '0' 'I' '0' 'I' 'I' '0' '0') 
""'" , ('I' '0' 'I' '0' 'I' '0' '0' 'I') , , , , , , , , 
('I' '0' 'I' '0' '0' 'I' 'I' '0') , , , , , , , , 
('I' '0' 'I' '0' '0' '0' 'I' 'I') , , , , , , , , 
('I' '0' 'I' '0' '0' '0' '0' '0') , , , , , , , , 
('I' '0' '0' 'I' 'I' 'I' '0' 'I') 
""'" , ('I' '0' '0' 'I' 'I' '0' 'I' '0') 
""'" , ('I' '0' '0' '1' '0' '1' 'I' 'I') , , , , , , , , 
('I' '0' '0' 'I' '0' 'I' '0' '0') , , , , , , , , 
('I' '0' '0' 'I' '0' '0' '0' 'I') , , , , , , , , 
('I' '0' '0' '0' 'I' 'I' 'I' '0') 
""'" , ('I' '0' '0' '0' 'I' '0' 'I' 'I') 
""'" , ('I' '0' '0' '0' 'I' '0' '0' '0') , , , , , , , , 
('I' '0' '0' '0' '0' 'I' '0' 'I') 
""'" , ('0','0','0','0','0','0','0','0'»;-- <-- 1ff/00 
BEGIN 
PROCESS(A,B,DD,DD 1) 
begin 
B<=A+co· ,
DD<=VD(conv_integer(A»; 
DD1<=VD(conv_integer(b»; 
END PROCESS; 
--******************************* 
-- ** Register for sin-teta 
--******************************* 
reg_process:process (clk,reset) 
begin 
if reset ='1' then 
q<=( others=> '0'); 
q 1 <=( others=> '0'); 
-- to intialize register q and q 1 to 0 
elsif( clk=' 1 'and clk'event ) then 
if enable=' 1 , then 
q<=DD; 
q1<= DD1; 
end if; 
end if; 
end process reg process; 
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--end behavioral; 
** 
:: :::::::::: ::::::::::::::::::::::::::::: :~~~: ~~~~~~~ :~~ ~~~:~~~~~~ :~:~::::::: ::::::: :::::::::::::::::::::::::::: 
Main-Program2. vhd 
:::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 
LIBRARY IEEE; 
USE IEEE.std_Iogic_1164.ALL; 
USE IEEE.std_Iogic_signed.ALL; 
--******************************************************************** 
-- this programme uses readym instead of Bclk in tst prot map U6 
and teta port map U 13 
--******************************************************************** 
ENTITY main511 IS 
PORTe 
vsqrefl,vsdrefl:in std_Iogic_vector(lO downto 0); 
qa,qb: in std_Iogic_ vector(7 downto 0); 
Breset,Bclk:in std_Iogic; 
startp:in std_Iogic; 
Trl,Tr2,Tr3,Tr4,Tr5,Tr6:out std_Iogic); 
END main511; 
ARCHITECTURE main511_arch of main511 IS 
--###################################################### 
--component testbench5 IS 
-- PORT(Bclk:in std_Iogic; 
signal starttout std_Iogic; 
signal ia,ib:out STD_LOGIC_ VECTOR (8 downto 0) 
-- ); 
--END component; 
--#################################################### 
component smultiplier is 
generic( 
n: in integer:=11; -- The operand length 
m: in integer :=8; -- The result length 
step_Iength:in integer:=1 
); 
porte a:in std_Iogic_ vector (l0 downto 0); 
b:in std_Iogic_ vector (7 down to 0); 
prod:out std_Iogic_ vector (18 downto 0); 
clk,start:in std_Iogic; 
ready:out std_Iogic); 
end component; 
component ctrv I IS 
Aounis A 
PORTe Belk:in std_Iogic; 
readyc,readycl,readyc2,readyc3 : in std_Iogic; 
ldl :out std_Iogic; 
Id2:out std_Iogic; 
Id3:out std_Iogic; 
Id4:out std_Iogic); 
lpwm:out std_Iogic ); 
END component; 
component reg 11 is 
PORTe Ivl,Breset : in std_Iogic; 
in_regll :in std_Iogic_ vector(11 downto 0); 
oucregll:out std_Iogic_vector(11 downto 0)); 
end component; 
component reg 12 is 
PORTe Iv2,Breset : in std_Iogic; 
in_regI2:in std_Iogic_ vector(11 downto 0); 
oucregl2:out std_Iogic_ vector(11 downto 0)); 
end component; 
component reg 13 is 
PORTe Iv3,Breset : in std_Iogic; 
in_regI3:in std_Iogic_ vector( 11 downto 0); 
oucregl3:out std_Iogic_ vector(11 downto 0)); 
end component; 
component reg 14 is 
PORTe Iv4,Breset : in std_Iogic; 
in_regI4:in std_Iogic_ vector(11 downto 0); 
ouCregl4:out std_Iogic_ vector(11 downto 0)); 
end component; 
component addr 1 IS 
PORTe resetin std_Iogic; 
ouCrl,out_r2,out_r3,out_r4: in std_Iogic_ vector (11 downto 0); 
vsalref:out std_Iogic_ vector(12 downto 0); 
vsberef:out std_Iogic_ vector( 12 downto 0) 
); 
END component; 
component vpwm_testl is 
port (Belk,Bresetin std_Iogic; 
vsalref: in STD_LOGIC_ VECTOR(12 downto 0); 
vsberef: in STD_LOGIC_ VECTOR(12 downto 0); 
--out_signala,out_signalb,out_signalc: out STD_LOGIC 
Tl,T2,T3,T4,T5,T6:out std_Iogic 
); 
end component; 
s~gnal readyv ,readyv 1 ,readyv2,readyv3: std_Iogic; 
s~gnallvl1,lvI2,lvI3,lvI4:std_logic; 
s~gnallpwml,sl,s2,s3:std_logic; . 
sIgnal outrv 1 ,outrv2,outrv3 ,outrv4,ina,inb,inc: std_logic _ vector( 11 downto 0). 
signal Vsberefl,vsalrefl:std logic vector(12 downto 0): 
Aounis A 
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signal prodzii ,prodz I2,prodz 1.3,prodz I4:std_logic_ vector( 18 downto 0): 
signal zii ,zI2,zI3,zI4:std_Ioglc_ vector(11 downtoO); 
begin 
*************** 
--Tb:testbench5 port map(Bclk,start,ia,ib); 
.-tppefldix - B 
************************************************************************ 
u16:Smultiplier port map(vsqrefl,qb,prodzll,Bclk,startp,readyv): 
ul7:Smultiplier port map(vsdrefl,qa,prodzI2,Bclk,startp,readyv 1): 
u18:Smultiplier port map(vsdrefl,qb,prodz13,Bclk,startp,readyv2): 
u19:Smultiplier port map(vsqrefl,qa,prodz14,Bclk,startp,readyv3); 
zll<=prodzI1(18 downto 7); 
z12<=prodzI2(18 downto 7); 
z13<=prodzI3(18 downto 7); 
z14<=prodzI4(18 downto 7); 
u2I:ctrvl port map(Bclk,readyv,readyvI,readyv2,readyv3,lv 11 ,Iv 12,lv 13,lv 14): 
u22:regll port map(lvII,Breset,zll,outrvl); 
u23:regl2 port map(lvI2,Breset,zI2,outrv2); 
u24:regl3 port map(lvI3,Breset,zI3,outrv3); 
u25:regl4 port map(lvI4,Breset,zI4,outrv4); 
u26:addr 1 port map(Breset,outrv 1 ,outrv2,outrv3,outrv4, vsairefl, V sberefl ): 
u27:vpwm_testl port map(Bclk,Breset,vsalrefl,vsberefl,Trl,Tr2,Tr3,Tr4,Tr5,Tr6): 
End main5II_arch; 
•••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• 
.................................................................................................................................... 
.................................................................................................................................... 
Control-unit-2. vhd 
::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 
LIBRARY IEEE; 
USE IEEE.std_logic_1164.ALL; 
USE IEEE.std_logic_unsigned.ALL; 
ENTITY ctrv 1 IS 
PORTe Bclk,readyc,readycI,readyc2,readyc3 : in std_logic; 
Idl :out std_Iogic; 
Id2:out std_logic; 
Id3:out std_logic; 
Id4:out std_logic); 
Ipwm:out std_logic); 
-- ouCregl :out std_logic_ vector(l9 downto 0)); 
END ctrvl' , 
ARCHITECTURE ctrv 1 arch OF ctrv 1 IS 
Aounis A 
begin 
process (Bclk,readyc,readyc 1 ,readyc2,readyc3) 
begin 
********************* 
-- if readyc=' l' then 
if (Bclk=' 1 'and Bclk'event ) then 
if readyc=' l' then 
ldl<='l'; 
else 
ldl<='O'; 
end if; 
if readycl='l' then 
ld2<='l '; 
else 
ld2<='O'; 
end if; 
if readyc2=' l' then 
ld3<='l'; 
else 
ld3<='O'; 
end if; 
if readyc3=' l' then 
ld4<='l '; 
--lpwm<='O'; 
else 
ld4<='O'; 
--lpwm<=' 1 '; 
end if; 
end if; 
end process; 
END ctrvl_arch; 
Appendix. B 
:::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 
Reg11, Reg12, Reg13 and Reg14 
:::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 
LIBRARY IEEE; 
USE IEEE.std_logic_ll64.ALL; 
USE IEEE.std_logic_unsigned.ALL; 
ENTITY regll IS 
PORTe Ivl,Breset : in std_logic; 
in_regll :in std_logic_ vector(1l downto 0); 
out_regll:out std_logic_vector(1l downto 0): 
END regl1; 
~RCHITECTURE reg11 arch OF regl1 IS 
Aounis A B.~ 1 
begin 
process (lvl,Breset) 
begin 
if Breset =' I' then 
ouCreg II <=( others=>'O'); -- to intialize register q and q 1 to 0 
elsif(lvl=' I 'and Ivl'event) then 
out_reg II <= in_reg II ; 
end if; 
end process; 
END reg II_arch; 
., ............................................. . 
LIBRARY IEEE; 
USE IEEE.std_logic_1164.ALL; 
USE IEEE.std_logic_unsigned.ALL; 
ENTITY regl2 IS 
PORTe Iv2,Breset : in std_Iogic; 
in_reg12:in std_Iogic_ vector(11 downto 0); 
oucregl2:out std_logic_ vector(11 downto 0»; 
END regl2; 
ARCHITECTURE reg 12_arch OF reg 12 IS 
begin 
process (lv2,Breset) 
begin 
if Breset =' 1 ' then 
ouCregI 2<=(others=>'0'); -- to intialize register q and ql to 0 
elsif(lv2='1 'and Iv2'event ) then 
out_regl2 <= in_regI2; 
end if; 
end process; 
................................................................... 
LIBRARY IEEE' , 
USE IEEE.std_Iogic_1164.ALL; 
USE IEEE.std_Iogic_unsigned.ALL; 
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ENTITY reg13 IS 
PORTe Iv3,Breset: in std_Iogic; 
in_reg13:in std_Iogic_ vector(l1 downto 0); 
out_reg13:out std_Iogic_vector(l1 downto 0)); 
END reg13; 
ARCHITECTURE reg13_arch OF regl3 IS 
begin 
process (lv3,Breset) 
begin 
if Breset =' l' then 
oucreg13<=(others=>'O'); -- to intialize register q and ql to 0 
elsif(lv3=' 1 'and Iv3'event) then 
oucreg13 <= in_reg13; 
end if; 
end process; 
END regI3_arch; 
LIBRARY IEEE; 
USE IEEE.std_Iogic_1164.ALL; 
USE IEEE.std_Iogic_unsigned.ALL; 
ENTITY reg 14 IS 
PORTe Iv4,Breset: in std_Iogic; 
in_regI4:in std_Iogic_vector(l1 downto 0); 
ouCregl4:out std_Iogic_ vector(ll downto 0)); 
END regl4; 
ARCHITECTURE reg 14_arch OF regl4 IS 
begin 
process (lv4,Breset) 
begin 
if Breset =' 1 ' then 
out_regI4<=(others=>'O'); -- to intialize register q and ql to 0 
elsif(lv4='1 'and Iv4'event ) then 
oUCregl4 <= in_regI4; 
end if; 
end process; 
Aounis A 
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END reg I4_arch; 
l~~; ~:.:;~~:::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 
:::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 
LIBRARY IEEE; 
USE IEEE.std_Iogic_1164.ALL; 
USE IEEE.std_Iogic_signed.ALL; 
use ieee.std_Iogic_arith.all; 
ENTITY addrl IS 
PORTe resetin std_Iogic; 
); 
ouCrl,out_r2,out_r3,out_r4: in std_Iogic_ vector (11 downto 0): 
vsalref:out std_Iogic_ vector(12 downto 0); 
vsberef:out std_Iogic_ vector(12 downto 0) 
END addrI; 
ARCHITECTURE addrl_arch OF addrl IS 
begin 
process (reset,out_r 1 ,out_r2,out_r3 ,out_r4) 
begin 
if reset =' l' then 
vsberef<=( others=>'O'); 
vsalref <=( others=> '0'); 
else 
vsberef <= (out_rl(10) & out_rl) + oucr2; 
vsalref <= (out_r3(10) & out_r3) - out_r4; 
end if; 
end process; 
END addr I_arch; 
:::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 
PWM-Generation. vhd 
:::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 
library IEEE; 
use IEEE.std_Iogic_1164.all; 
use IEEE.std_Iogic_signed.all; 
Use ieee.std_Iogic_arith.all; 
use work.imp_pack.all; 
entity vpwm_testl is 
Aounis A 
port (Bclk,lv,Breset:in std_Iogic; 
port (Bclk,Breset:in std_Iogic; 
vsalref: in STD_LOGIC_ VECTOR(12 downto 0); 
vsberef: in STD_LOGIC_ VECTOR(12 downto 0); 
--vl,v2,v3:out STD_LOGIC_ VECTOR(13 downto 0); 
--out_signala,out_signalb,ouCsignalc: out std_Iogic 
Tl,T2,T3,T4,T5,T6:out std_Iogic 
); 
end vpwm_testl; 
Architecture vpwm_testl_arch of vpwm_testl is 
signal doutl,dout2,xl,dout3,dout4,x2,dout5,dout6,x3: std_Iogic: 
-- signal out_signalal ,out_signala2,out_signala3: std_Iogic; 
signal regl,reg2,reg3,reg4,reg5,reg6 : STD_LOGIC_ VECTOR(3 downto 0): 
signal oucsignala,out_signalb,out_signalc: std_Iogic ; 
signal vsalphal: STD_LOGIC_ VECTOR(12 downto 0); 
signal vsbetal: STD_LOGIC_ VECTOR(12 downto 0); 
signal vbeta_par: STD_LOGIC_ VECTOR(12 downto 0); 
signal vrefa,vrefb,vrefc: STD_LOGIC_ VECTOR(12 downto 0); 
constant max:std_Iogic_ vector (11 downto 0):="011111111111"; 
constant min:std_Iogic_ vector (11 downto 0):=" 100000000000"; 
constant DelayTTr:integer:=30; 
begin 
vsbeta1(12)<='0'; 
vsbetal(11 downto 0) <= vsberef(12 downto 1); -- To divide vsberef by 112 
process( vsalret) 
variable rez: STD_LOGIC_ VECTOR(25 downto 0); 
variable Triangl: std_Iogic_ vector (12 downto 0); 
variable direction: std_Iogic; 
begin 
rez := vsalref & zeroes(13);--"000000000000"; 
rez := rez - (vsalref & zeroes(10»;--"000000000"); 
rez := rez - (vsalref & zeroes(6»;--"00000"); 
--zeroes(l2); 
-- 9 = 12 - 3 
-- 5 = 12 - 7 
rez:= rez - (vsalref & zeroes(3»;--;"00"); -- 2 = 12 - 10 
rez := rez - vsalref' -- 0 = 12 - 12 , 
vsalpha1 <=rez(25 downto 13); 
-- vrefa<=vsberef; 
-- vrefb<=vsalphaI-vsbetal; 
-- vrefc<=-vsalphal-vsbetal; 
-- v 1 <=vrefa" , 
-- v2<=vretb" , 
-- v3<=vrefc" , 
end process; 
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vrefa<=vsberef; 
vrefb<=vsalpha1-vsbetal; 
vrefc<=-vsalphal-vsbeta1 ; 
process(B clk,Breset) 
v~able re~: STD_LOGI~_ VECTOR(25 downto 0); 
vanable Tnangl: std_IoglC_ vector (12 downto 0); 
variable direction: std_Iogic; 
begin 
if Breset=' 1 'then 
Triangl: =" 0000000000001 " ; 
direction :='1 '; 
elsif (Bclk'event and Bclk=' 1 ') then 
--if lv=' l' then 
if direction =' l' then 
if Triangl <max then 
Triangl:=Triangl+ 1; 
else 
Triangl:=Triangl-1 ; 
direction:='O'; 
end if; 
else 
if Triangl>min then 
Triangl:=Triangl-l; 
else 
Triangl:=Triangl+ l; 
direction:='l '; 
end if; 
end if; 
-- <---
if vrefa< Triangl then -- vrl coresponds to either va or vb or vc 
ouCsignala<='O' ; 
else 
ouCsignala<='l '; 
end if; 
if vrefb< Triangl then -- vr2 coresponds to either va or vb or vc 
ouCsignalb<='O' ; 
else 
ouCsignalb<=' 1 '; 
end if; 
if vrefc< Triangl then -- vr3 coresponds to either va or vb or vc 
ouCsignalc<='O' ; 
else 
ouCsignalc<=' 1 '; 
end if; 
end if; 
end process; 
-----------------------------------------------------
process (Bclk,Breset)--,out_signalb,oucsignalc) 
variable count: integer range 0 to 31; 
--variable doutl ,dout2: std logic; 
Aounis A 
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--variable regl,reg2 : STD_LOGIC_ VECTOR(2 downto 0); 
begin 
if Breset =' l' then 
xl<='O" , 
x2<='0'; 
x3<='0" , 
doutl <='0'; 
dout2<='0'; 
dout3<='0' ; 
dout4<='0'; 
doutS<='O'; 
dout6<='0'; 
Tl<='O" , 
T2<='0" , 
T3<='0'; 
T4<='0" , 
TS<='O" , 
T6<='0" , 
count:=delayTTr; 
elsif Bc1k'event and Bc1k=' I ' then 
if count=O then 
count:=DelayTTr; 
--++++++++++++++++++++++++++++++++++++++++++ 
xl <= not ouCsignala; 
regl<= out_signal a & regI(3 downto 1); 
reg2<= xl & reg2(3 downto I); 
doutI<=regI(O); 
dout2<=reg2(0); 
--end if' , 
TI <= out_signala and doutI; 
T2 <= xl AND dout2; 
--++++++++++++++++++++++++++++++++++++++++++ 
x2 <= not out_signalb; 
reg3<= oucsignalb & reg3(3 downto I); 
reg4<= x2 & reg4(3 downto I); 
dout3<=reg3(0); 
dout4<=reg4(0); 
T3 <= out_signalb and dout3; 
T4 <= x2 AND dout4; 
--+++++++++++++++++++++++++++++++++++++++++++ 
x3 <= not oucsignalc; 
regS<= out_signalc & regS(3 downto I); 
reg6<= x3 & reg6(3 downto 1); 
doutS<=regS(O); 
dout6<=reg6(0); 
TS <= oucsignalc and doutS; 
T6 <= x3 AND dout6; 
--+++++++++++++++++++++++++++++++++++++++++++ 
else 
Aounis A 
A.ppendix - B 
837 
count:=count-l; 
end if; 
end if; 
end process; 
end vpwffi_testl_arch; 
A 01111 is A 
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************************************************************************* 
************************************************************************* 
**************** Vlll)LCode **************** 
************************************************************************* 
************************************************************************* 
Testbenches and Simulations 
************************** 
LIBRARY IEEE; 
USE IEEE.std_Iogic_1164.ALL; 
USE IEEE.std_Iogic_unsigned.ALL; 
ENTITY testbench5 IS 
PORT(clk:in std_Iogic; 
); 
signal startt:out std_Iogic; 
signal ia,ib:out STD _LOGIC_ VECTOR (8 downto 0) 
--signal qa,qb:out STD_LOGIC_ VECTOR (7 downto 0) 
END testbench5; 
ARCHITECTURE testbench5_arch OF testbench5 IS 
--begin 
signal counter: integer range 0 to 13000; 
signal counter!: integer range 0 to 1000; 
__ ********* These constant represents sin data s=a ************ 
constant sl :STD_LOGIC_ VECTOR (8 downto 0):="000000000";-- 0 
constant s2:STD_LOGIC_ VECTOR (8 downto 0):="000010100";-- 20 
constant s3:STD_LOGIC_ VECTOR (8 downto 0):="000101000";-- 40 
constant s4:STD_LOGIC_ VECTOR (8 downto 0):="000111100";-- 60 
constant s5:STD_LOGIC_ VECTOR (8 downto 0):="000101000";-- 40 
constant s6:STD_LOGIC_ VECTOR (8 downto 0):="000010100";-- 20 
constant s7:STD_LOGIC_ VECTOR (8 downto 0):="000000000";-- 0 
constant s8:STD_LOGIC_ VECTOR (8 downto 0):=" 111101100";-- (-20) 
constant s9:STD_LOGIC_ VECTOR (8 downto 0):=" 111011000";-- (-40) 
constant sI0:STD_LOGIC_ VECTOR (8 downto 0):=" 111000100";-- (-60) 
constant sI1:STD_LOGIC_ VECTOR (8 downto 0):="111011000";-- (-40) 
constant s12:STD_LOGIC_ VECTOR (8 downto 0):=" 111101100":-- (-20) 
constant s13:STD_LOGIC_ VECTOR (8 downto 0):="000000000";-- 0 
__ ********* These constant represents cos data c=b ************ 
Aounis A cl 
constant c1:STD_LOGIC_ VECTOR (8 downto 0):="000111100":-- 60 
constant c2:STD_LOGIC_ VECTOR (8 downto 0):="000101000";-- 40 
constant c3:STD_LOGIC_ VECTOR (8 downto 0):="000010100";-- 20 
constant c4:STD_LOGIC_ VECTOR (8 downto 0):="000000000";-- 0 
constant c5:STD_LOGIC_ VECTOR (8 downto 0):=" 111101100";-- (-20) 
constant c6:STD_LOGIC_ VECTOR (8 downto 0):=" 111011000";-- (-40) 
constant c7:STD_LOGIC_ VECTOR (8 downto 0):=" 111000100":-- (-60) 
constant c8:STD_LOGIC_ VECTOR (8 downto 0):="111011000";-- (-40) 
constant c9:STD_LOGIC_ VECTOR (8 downto 0):=" 111101100";-- (-20) 
constant c10:STD_LOGIC_ VECTOR (8 down to 0):="000000000";-- 0 
constant c11:STD_LOGIC_ VECTOR (8 downto 0):="000010100";-- 20 
constant c12:STD_LOGIC_ VECTOR (8 downto 0):="000101000";-- 40 
constant c13:STD_LOGIC_ VECTOR (8 downto 0):="000111100";-- 60 
Appendix C 
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begin 
proces s (elk, co un ter) 
begin 
if elk'event and elk='l' then 
counter <=counter+ 1; 
end if; 
if counter < 1 000 and counter >=0 then 
ia<=sl ; 
ib<=c1; 
-- qa<=asl; 
-- qb<=ac1; 
elsif counter <2000 and counter> 1 000 then 
ia<=s2; 
ib<=c2; 
elsif counter <3000 and counter >2000 then 
ia<=s3; 
ib<=c3; 
elsif counter <4000 and counter >3000 then 
ia<=s4; 
ib<=c4; 
elsif counter <5000 and counter >4000 then 
ia<=s5; 
ib<=c5; 
elsif counter <6000 and counter >5000 then 
ia<=s6; 
ib<=c6; 
elsif counter <7000 and counter >6000 then 
AOllnis A 
c2 
ia<=s7' , 
ib<=c7' , 
elsif counter <8000 and counter> 7000 then 
ia<=s8' ,
ib<=c8' , 
elsif counter <9000 and counter >8000 then 
ia<=s9; 
ib<=c9; 
elsif counter <10000 and counter >9000 then 
ia<=s10' , 
ib<=c10' , 
elsif counter < 11 000 and counter> 1 0000 then 
ia<=s11' ,
ib<=cll' ,
elsif counter < 12000 and counter> 11 000 then 
ia<=s12; 
ib<=c12; 
elsif counter < 13000 and counter> 12000 then 
ia<=s13; 
ib<=c13; 
elsif counter> 13000 then 
counter<=O; 
end if; 
end process; 
process (clk,counter 1) 
begin 
if clk'event and clk=' 1 ' then 
counter 1 <=counter 1 + 1; 
end if; 
if counterl>= 950 and counterl <1000 then --and readyt='I' then 
startt<=' 1 '; 
else 
startt<='O'; 
end if; 
if counter1>1000 then 
counter 1 <=0; 
end if; 
end process; 
END testbench5_arch; 
AOUllis A 
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Appendix - E 
Induction Machine Model. 
The continuous-time electromechanical model of an induction machine is of fifth 
order and non-linear [Error! Bookmark not dermed.] and can be represented as : 
Electrical Model 
di 
d;s = (Rs L)ds + (j)r L~ iqs - Rr L)dr - (j)r Lr Lmiqr - Lr v ds) / aD 
di 
d;S = «(j)r L~ idS + Rs Lriqs + (j)r Lr Lmidr - Rr Lmiqr - Lr v qJ / aD 
di ~ - -(R L ' - L L . R L . . dt - s mids (j)r m slqs - r sldr - (j)r Lr Lslqr - Lm v ds) / a D 
di qr . . . . dt = -«(j)r Lm Lsids + RsLmIqs + (j)r Lr LsIdr - RrLsIqr - LmvqJ / aD 
where ao = ( Lm * Lm - Lr * Ls); 
Mechanical Model 
To define the behaviour of the induction motor, the system motion equation needs to 
be integrated with the dq-axis equations. The load torque of the motor may be due to 
friction, windage, acceleration and mechanical work. Neglecting the coulomb and 
static friction components, the torque due to friction is approximated to T F = B (j)r, 
viscous friction, where B is a constant for the system and CDr is the rotor speed. The 
windage torque is combined with the viscous torque and is given by T F+W = DCDr 
where D is the damping constant. The torque component required to accelerate the 
system is expressed as: 
d(j) . h . 1 . . f h . K 2 TJ = J __ r , where J IS t e rotatIOn a mertla 0 t e system m g. m . 
dt 
The load torque TI " is the mechanical work required and can be expressed as a 
function of ())r . Therefore, the developed electromagnetic torque T is given by: 
OJ, = ~ J(T, - T, )dt. 
where Te = the electric developed torque. 
AOllllis £ 1 
1 
l 
Sine Look-up Table EPROM Data 
_~ Si~e Look-up Table EPROM Data 
" 
0000/00; eOO~/Ol; 0002/03 i 0-00gI 05 i 0004/06; OOO~06; 00 '06/08 ; oOOJ /Ob ; 0008/0c; 
oo~/oe; OOOa/Of i 000~/11; 000c/13; 0·00d/14; 000e/16 i 000f/17 ; 00~0/19 ; ·0011/1a ; 
0012/1ci0013/1d;0014/1f;~Q~~iJ O;0016/22;0017/23;0018/2 5 ;Q019/26 ; 0~la/28 ; 
0·01b/29; 001c/2b; 001d/2C i~O_01e/2~i; 0.01f/2f; 0020/31; 0021/32 ; 002~/33 ; 0023/3 5; 
0024/36; 0025/38,,' 0026/39; ?-O-2-7/,~a; 0028/3c; 0029/3d; 0.Q.2a/3f ,. 002b/4 0,. 0020/41; 
002d/43; 002~/4-4; 002f/45; ~03J)'/5 a; 0031/5b; 0032/5c; 0033/5d; o o 3Aj5 e -; 00~ 5/5 f; 
003Q/60;0037/61;00~8/E2;0039/63;003~/64;003b/65;003c/66 ; 003d/67 : 003~/68; ~ . . -
003f/69 ; 0049/47;0041/48;0042/49;0043/4a;004~/4c;0045/4d ; 004E~4e;0047/4 f ; 
. ' 
0048/51;0049/52;004a/53;004b/54;004c/55;004d/56;0~4e/58;004f/59 ; Ocr50/6a ; 
0051/6a;0052/6b;0053/6c;0054/6d;0055/6e;005~/6f;0057/6f;0052/70 ; 0059/71 ; 
005a/71;005b/72 i 005c/73;005d/73;005e/74;005f/75;0060/75 ; 00 61/76;0062/76 ; 
0063/77;0064/78;0065/78;0066/79;0067/79;0068/7a;0069/ 7a ; 006a/7a ; 00 6b/7b ; 
006c/7p;006d/7c;006e/7c;006f/7c ; 0070/7d:0071/7d:0072/7d,.0 073 / 7d ;0074/7e ; 
0075/7e;0076/7e;0077/7e;0078/7e;0079/7e;007a/7f;007b/7f;007c/7f ; 007d/7 f: 
-·- - -~' 007e/7f : 007f/7f;0080/7f:0081/7f;0082/7f:0083/7f ; 0084/7f : 0 08 5/7 f : 008 6/7 f; 
. # 
0087/7e;0088/7e : 0089/7e;008a/7e ; 008b/7e:008c/7d : 008d/ 7d : 00 8e/7d ; 00 8f / 7d: 
0090/7c;0~91/7~;0092/7c:0093/7b;0094/7b:0095/7b;0096/7a;0 09 7 /7a; 0098/7 9,. 
0099/79;009a/78;009b/78;009c/77;009d/77;00ge/76;009f/76;00aO/ 75:00a1/74; 
00a2/74; 00a3/7 3,; 00a4/7 2 ; 00a5/7 2; 00a6/71 ; OOa 7/70; 00a8/7 0 ; 00 a 9/6 f: 00aa/6e ; ' 
00ab/6d i 00,ac/6di 00ad/6c; 00ae/6b; 00af/6a ; 00bO/69 i 00b1/68; 00b2/67; 00b3/ 67; 
00b4/66iOObS/65:00b6/64:00b7/63:00b8/62;00b9/61:00ba/60;00bb/5f;00bc/5e ; 
00bd/5d;00be/5b;00bf/5a;00cO/59 ; 00c1/58;00c2/57 : 00c3/56 : 00c4/55;00c5/5 4 ; 
00c6/52:00c7/51:00c8/50;00c9/4f:00ca/4e:00cb/4c;00cc/4b;0 0cd/4a : 00ce/49 : 
OOcf/47iOOdO/46;00d1/45;00d2/43;OOd3/42;00d4/41;00d5/3f;00d6/3e ; OOd7/3 d; 
OOd8/3b;00d9/3a:00da/38;00db/37:00dc/36 ; OOdd/34;00de/33;00df/31 ; 00eO/30 ; 
OOe1/2e;OOe2/2d;00e3/2b;00e4/2a;00e5/29;00e6/27;00e7/26; 00e8/24 ; 00e9/23 ; 
QOea/21;00eb/20;00ec/1e;00ed/1d ; 00ee/1b;OOef/19 ; 00fO/18 ; 00f1/16; 00f2/15; 
OOf3/13 ; 00f4/12;00f5/10;00f6/0f ; 00 ~J/Od ; 00f8/0c;00f9/0a;00fa/08 ; 00 fb/0 7 ; 
OOfc/05;00fd/04;00fe/02;00ff/00;010 0/00 ; 0101/82;0102/84 ; 0103/85;0104/87; 
0105/88;0106/8a;0107/8c;0108/8d;0109/8f;010a/90 ; 010b/92;010c/93;01 0d/95; 
OlOe/96;010f/98;0110/99;0111/9b;0112/9d;0113/ge ; 0114/a0 ; 0115/a1;0116/a3; 
0117/a4;0118/a6;0119/a7;011a/a9;011b/aa;011c/ab;011d/ad ; 011e/ae;011f/bO; 
0120/b1;0121/b3;0122/b4;0123/b6;0124/b7;0125/b8;0126/ba;0127/bb ; 01 28/bd; 
0129/be;012a/bf;012b/c1 ; 012c/c2;012d/c3;012e/c5;012f/c6 ; 0130/c7 ; 01 31/c9; 
0132/ca;0133/cb;0134/cc;0135/ce ; 0136/cf ; 0137/dO ; 0138/d1 ;0 1 39/d2;013 a/d4; 
013b/d5;013c/d6;013d/d7;013e/d8;013f/d9;0140/ da;01 41/db ; 01 42/dd;0143/de ; 
0144/df ; 0145/eO ; 0146/e1;0147/e2;0148/e3;0149/e4; 01 4a /e5 ;0 1 4b/ e6;014c/e 7 ; 
014d/e7 ; 014e/e8;014 f /e9 ; 0150/ea ; 01Sl/eb;01S 2/ec ;0 1 5 3/ed;0154/ed;01S5/ee; 
01 S6/ef;0157/fO;0158/fO ; 0159/ fl;01Sa/ f 2 ; 01 Sb/ f2;01Sc/f3 ;0 1 Sd/f4; 015e/f4; 
Sine Look-up Table EPROM Data 
015f/f5 ; 0160/f6;0161/f6;0162/f7;0163/f7;0164/f8;0165/f8 i 0166/f9 i 0167 /£9i 
0168/fa;0169/fai016a/fbi016b/fbi016c/fbi016d/fc i 016e/fci016f/fc i 0170/fd i 
0171/fd;0172/fdi0173/fdi0174/fei0175/fei0176/fe i 0177/fe i 0178/fe i 0179/ f fi 
o 17£/ff ; 017b/ff i 017~/ff i .017d/ff i 0170/ff i 017f/ff i 0180/ ff i 018l/ff i OlS,.2/f f i 
0183/ffi0184/ff;0185/ffi0186/fe;0187/fei0188/fei0189/fe;OlSa/fe;OlSb/ fe ; 
018c/fdi 018d/fd,· 018e/fdi 018f/fdi 0190/fci 019l/fc; 0192/fc; 0193/fb ; 019 4/fb ; 
0195/fai0196/fa;0197/fa;0198/f9;0199/f9;019a/f8i019b/f8i019c/f7 i 019d/ f 6; 
01ge/f6;019f/f5iOlaO/f5;01a1/f4i01a2/f3iOla3/f3iOla4/f2 i Ola5/f1iOla6/fl i 
01a7/fOi01a8/ef;01a9/efiOlaa/ee;Olab/ed;01ac/ec;Olad/ebi01ae/ea;01af/ea ; 
01bO/e9i01b1/e8;01b2/e7;01b3/e6;01b4/e5;01bS/e4i01b6/e3 i 01b7/e2 i 01b8/e1 i 
01b9/eOiOlba/df;Olbb/de;01bc/ddiOlbd/dci01be/db i 01bf/daiOlcO/d9 ; 01c1/d8 i 
01c2/d6i01c3/dSi01c4/d4;01c5/d3i01c6/d2i01c7/d1i01cS/cfi01c9/cei01ca/cd ; 
01cb/cCi01cc/caiOlcd/c9;01ce/c8i01cf/c7;01dO/c5;01d1/c4 ; 01d2/c3 ; 01d3/cl ; 
01d4/cOiOld5/bfi01d6jbd;01d7/bc;01d8jbai01d9/b9iOlda/bS;01db/b6iOOdc/b5; 
01dd/b3iOldejb2i01df/b1iOleO/afi01e1/aei01e2/ac ; 01e3/ab ; 01e4/a9 ; 01e5/a8 ; 
01e6/a6i01e7/a5i01e~/a3;01e9/a2i01ea/aOiOleb/9fi01ec/9diOled/9c i 01ee/9ai 
01ef/99i01fO/97i01f1/96i01f2/94i01f3/93i01f4/91i01fS/S fi 01f6/Se;01f7/Sc ; 
01fS/8bi01f9/S9i01fa/88i01fb/86i01fc/8Si01fd/83i01fe/8l ; Olff/OO ; 
'. 
